Go Back
FEB_1053 21.02.24 19:49:17
TextEdit.txt
19:48:38:ST3_hmp4040:INFO: ROHDE&SCHWARZ,HMP4040,109499,HW50020003/SW2.71
19:48:38:febtest:INFO: FEB type: 8.2
19:48:38:febtest:INFO: FEB SN: 1053
19:48:38:febtest:INFO: FEB A: 1
19:48:38:febtest:INFO: FEB B: 0
19:48:39:febtest:INFO: FEB 8-2 selected
19:48:39:smx_tester:INFO: Setting Elink clock mode to 160 MHz
19:48:43:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:48:43:ST3_Shared:INFO: -----------------------FEB-Microcable-----------------------
19:48:43:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:48:44:febtest:INFO: Testing FEB with SN 1053
19:48:46:smx_tester:INFO: Scanning setup
19:48:46:elinks:INFO: Disabling clock on downlink 0
19:48:46:elinks:INFO: Disabling clock on downlink 1
19:48:46:elinks:INFO: Disabling clock on downlink 2
19:48:46:elinks:INFO: Disabling clock on downlink 3
19:48:46:elinks:INFO: Disabling clock on downlink 4
19:48:46:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:46:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 12
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 13
19:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:47:elinks:INFO: Disabling clock on downlink 0
19:48:47:elinks:INFO: Disabling clock on downlink 1
19:48:47:elinks:INFO: Disabling clock on downlink 2
19:48:47:elinks:INFO: Disabling clock on downlink 3
19:48:47:elinks:INFO: Disabling clock on downlink 4
19:48:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
19:48:47:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
19:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:47:elinks:INFO: Disabling clock on downlink 0
19:48:47:elinks:INFO: Disabling clock on downlink 1
19:48:47:elinks:INFO: Disabling clock on downlink 2
19:48:47:elinks:INFO: Disabling clock on downlink 3
19:48:47:elinks:INFO: Disabling clock on downlink 4
19:48:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
19:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:47:elinks:INFO: Disabling clock on downlink 0
19:48:47:elinks:INFO: Disabling clock on downlink 1
19:48:47:elinks:INFO: Disabling clock on downlink 2
19:48:47:elinks:INFO: Disabling clock on downlink 3
19:48:47:elinks:INFO: Disabling clock on downlink 4
19:48:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
19:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:47:elinks:INFO: Disabling clock on downlink 0
19:48:47:elinks:INFO: Disabling clock on downlink 1
19:48:47:elinks:INFO: Disabling clock on downlink 2
19:48:47:elinks:INFO: Disabling clock on downlink 3
19:48:47:elinks:INFO: Disabling clock on downlink 4
19:48:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
19:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:47:setup_element:INFO: Scanning clock phase
19:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
19:48:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [0]
19:48:47:setup_element:INFO: Clock phase scan results for group 0, downlink 0
Traceback (most recent call last):
File "./febtest.py", line 314, in DoFEB_MicrocableTest
if self.DoScanFEB8(reporter.out_dict):
File "./febtest.py", line 192, in DoScanFEB8
if self.EMU.Scan_FEB8(reporter):
File "/home/irakli/ST3_v2.29.12/lib/ST3_emu_feb.py", line 52, in Scan_FEB8
if super().init_chips():
File "/home/irakli/ST3_v2.29.12/lib/ST3_emu.py", line 83, in init_chips
se.characterize_clock_phase()
File "/home/irakli/ST3_BASE/smx_software_FEB8_2_20MHz/python/hctsp/setup_element.py", line 189, in characterize_clock_phase
res = find_center(fcl)[0]
File "/home/irakli/ST3_BASE/smx_software_FEB8_2_20MHz/python/hctsp/hctsp.py", line 87, in find_center
raise Exception("No True values in scanned data!")
Exception: No True values in scanned data!
19:48:56:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:48:56:ST3_Shared:INFO: -----------------------FEB-Microcable-----------------------
19:48:56:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:48:56:febtest:INFO: Testing FEB with SN 1053
19:48:59:smx_tester:INFO: Scanning setup
19:48:59:elinks:INFO: Disabling clock on downlink 0
19:48:59:elinks:INFO: Disabling clock on downlink 1
19:48:59:elinks:INFO: Disabling clock on downlink 2
19:48:59:elinks:INFO: Disabling clock on downlink 3
19:48:59:elinks:INFO: Disabling clock on downlink 4
19:48:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 0
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 13
19:48:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:59:elinks:INFO: Disabling clock on downlink 0
19:48:59:elinks:INFO: Disabling clock on downlink 1
19:48:59:elinks:INFO: Disabling clock on downlink 2
19:48:59:elinks:INFO: Disabling clock on downlink 3
19:48:59:elinks:INFO: Disabling clock on downlink 4
19:48:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
19:48:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
19:48:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:59:elinks:INFO: Disabling clock on downlink 0
19:48:59:elinks:INFO: Disabling clock on downlink 1
19:48:59:elinks:INFO: Disabling clock on downlink 2
19:48:59:elinks:INFO: Disabling clock on downlink 3
19:48:59:elinks:INFO: Disabling clock on downlink 4
19:48:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
19:48:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:59:elinks:INFO: Disabling clock on downlink 0
19:48:59:elinks:INFO: Disabling clock on downlink 1
19:48:59:elinks:INFO: Disabling clock on downlink 2
19:48:59:elinks:INFO: Disabling clock on downlink 3
19:48:59:elinks:INFO: Disabling clock on downlink 4
19:48:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
19:48:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:48:59:elinks:INFO: Disabling clock on downlink 0
19:48:59:elinks:INFO: Disabling clock on downlink 1
19:48:59:elinks:INFO: Disabling clock on downlink 2
19:48:59:elinks:INFO: Disabling clock on downlink 3
19:48:59:elinks:INFO: Disabling clock on downlink 4
19:48:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:48:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
19:49:00:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:00:setup_element:INFO: Scanning clock phase
19:49:00:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
19:49:00:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [0]
19:49:00:setup_element:INFO: Clock phase scan results for group 0, downlink 0
Traceback (most recent call last):
File "./febtest.py", line 314, in DoFEB_MicrocableTest
if self.DoScanFEB8(reporter.out_dict):
File "./febtest.py", line 192, in DoScanFEB8
if self.EMU.Scan_FEB8(reporter):
File "/home/irakli/ST3_v2.29.12/lib/ST3_emu_feb.py", line 52, in Scan_FEB8
if super().init_chips():
File "/home/irakli/ST3_v2.29.12/lib/ST3_emu.py", line 83, in init_chips
se.characterize_clock_phase()
File "/home/irakli/ST3_BASE/smx_software_FEB8_2_20MHz/python/hctsp/setup_element.py", line 189, in characterize_clock_phase
res = find_center(fcl)[0]
File "/home/irakli/ST3_BASE/smx_software_FEB8_2_20MHz/python/hctsp/hctsp.py", line 87, in find_center
raise Exception("No True values in scanned data!")
Exception: No True values in scanned data!
19:49:06:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:49:06:ST3_Shared:INFO: --------------------------FEB-ASIC--------------------------
19:49:06:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:49:07:febtest:INFO: Testing FEB with SN 1053
19:49:09:smx_tester:INFO: Scanning setup
19:49:09:elinks:INFO: Disabling clock on downlink 0
19:49:09:elinks:INFO: Disabling clock on downlink 1
19:49:09:elinks:INFO: Disabling clock on downlink 2
19:49:09:elinks:INFO: Disabling clock on downlink 3
19:49:09:elinks:INFO: Disabling clock on downlink 4
19:49:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
19:49:09:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 1
19:49:09:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 2
19:49:09:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 13
19:49:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:09:elinks:INFO: Disabling clock on downlink 0
19:49:09:elinks:INFO: Disabling clock on downlink 1
19:49:09:elinks:INFO: Disabling clock on downlink 2
19:49:09:elinks:INFO: Disabling clock on downlink 3
19:49:09:elinks:INFO: Disabling clock on downlink 4
19:49:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
19:49:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
19:49:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:10:elinks:INFO: Disabling clock on downlink 0
19:49:10:elinks:INFO: Disabling clock on downlink 1
19:49:10:elinks:INFO: Disabling clock on downlink 2
19:49:10:elinks:INFO: Disabling clock on downlink 3
19:49:10:elinks:INFO: Disabling clock on downlink 4
19:49:10:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
19:49:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:10:elinks:INFO: Disabling clock on downlink 0
19:49:10:elinks:INFO: Disabling clock on downlink 1
19:49:10:elinks:INFO: Disabling clock on downlink 2
19:49:10:elinks:INFO: Disabling clock on downlink 3
19:49:10:elinks:INFO: Disabling clock on downlink 4
19:49:10:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
19:49:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:10:elinks:INFO: Disabling clock on downlink 0
19:49:10:elinks:INFO: Disabling clock on downlink 1
19:49:10:elinks:INFO: Disabling clock on downlink 2
19:49:10:elinks:INFO: Disabling clock on downlink 3
19:49:10:elinks:INFO: Disabling clock on downlink 4
19:49:10:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
19:49:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:10:setup_element:INFO: Scanning clock phase
19:49:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
19:49:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [0]
19:49:10:setup_element:INFO: Clock phase scan results for group 0, downlink 0
Traceback (most recent call last):
File "./febtest.py", line 259, in DoFEB_AsicTest
if self.DoScanFEB8(reporter.out_dict):
File "./febtest.py", line 192, in DoScanFEB8
if self.EMU.Scan_FEB8(reporter):
File "/home/irakli/ST3_v2.29.12/lib/ST3_emu_feb.py", line 52, in Scan_FEB8
if super().init_chips():
File "/home/irakli/ST3_v2.29.12/lib/ST3_emu.py", line 83, in init_chips
se.characterize_clock_phase()
File "/home/irakli/ST3_BASE/smx_software_FEB8_2_20MHz/python/hctsp/setup_element.py", line 189, in characterize_clock_phase
res = find_center(fcl)[0]
File "/home/irakli/ST3_BASE/smx_software_FEB8_2_20MHz/python/hctsp/hctsp.py", line 87, in find_center
raise Exception("No True values in scanned data!")
Exception: No True values in scanned data!
19:49:17:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:49:17:ST3_Shared:INFO: --------------------------FEB-ASIC--------------------------
19:49:17:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
19:49:18:febtest:INFO: Testing FEB with SN 1053
19:49:21:smx_tester:INFO: Scanning setup
19:49:21:elinks:INFO: Disabling clock on downlink 0
19:49:21:elinks:INFO: Disabling clock on downlink 1
19:49:21:elinks:INFO: Disabling clock on downlink 2
19:49:21:elinks:INFO: Disabling clock on downlink 3
19:49:21:elinks:INFO: Disabling clock on downlink 4
19:49:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
19:49:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:21:elinks:INFO: Disabling clock on downlink 0
19:49:21:elinks:INFO: Disabling clock on downlink 1
19:49:21:elinks:INFO: Disabling clock on downlink 2
19:49:21:elinks:INFO: Disabling clock on downlink 3
19:49:21:elinks:INFO: Disabling clock on downlink 4
19:49:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
19:49:21:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
19:49:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:21:elinks:INFO: Disabling clock on downlink 0
19:49:21:elinks:INFO: Disabling clock on downlink 1
19:49:21:elinks:INFO: Disabling clock on downlink 2
19:49:21:elinks:INFO: Disabling clock on downlink 3
19:49:21:elinks:INFO: Disabling clock on downlink 4
19:49:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
19:49:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:21:elinks:INFO: Disabling clock on downlink 0
19:49:21:elinks:INFO: Disabling clock on downlink 1
19:49:21:elinks:INFO: Disabling clock on downlink 2
19:49:21:elinks:INFO: Disabling clock on downlink 3
19:49:21:elinks:INFO: Disabling clock on downlink 4
19:49:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
19:49:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:21:elinks:INFO: Disabling clock on downlink 0
19:49:21:elinks:INFO: Disabling clock on downlink 1
19:49:21:elinks:INFO: Disabling clock on downlink 2
19:49:21:elinks:INFO: Disabling clock on downlink 3
19:49:21:elinks:INFO: Disabling clock on downlink 4
19:49:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
19:49:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
19:49:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
19:49:21:setup_element:INFO: Scanning clock phase
19:49:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:49:21:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
19:49:22:setup_element:INFO: Clock phase scan results for group 0, downlink 1
19:49:22:setup_element:INFO: Eye window for uplink 0 : _____XXXXXXX____________________________________________________________________
Clock Delay: 48
19:49:22:setup_element:INFO: Eye window for uplink 1 : _____XXXXXXX____________________________________________________________________
Clock Delay: 48
19:49:22:setup_element:INFO: Eye window for uplink 2 : ____XXXXXX______________________________________________________________________
Clock Delay: 46
19:49:22:setup_element:INFO: Eye window for uplink 3 : ____XXXXXX______________________________________________________________________
Clock Delay: 46
19:49:22:setup_element:INFO: Eye window for uplink 4 : ____XXXXXXX_____________________________________________________________________
Clock Delay: 47
19:49:22:setup_element:INFO: Eye window for uplink 5 : ____XXXXXXX_____________________________________________________________________
Clock Delay: 47
19:49:22:setup_element:INFO: Eye window for uplink 6 : ___XXXXXXX______________________________________________________________________
Clock Delay: 46
19:49:22:setup_element:INFO: Eye window for uplink 7 : ___XXXXXXX______________________________________________________________________
Clock Delay: 46
19:49:22:setup_element:INFO: Eye window for uplink 8 : _XXXXXXXX_______________________________________________________________________
Clock Delay: 44
19:49:22:setup_element:INFO: Eye window for uplink 9 : _XXXXXXXX_______________________________________________________________________
Clock Delay: 44
19:49:22:setup_element:INFO: Eye window for uplink 10: _XXXXXXX________________________________________________________________________
Clock Delay: 44
19:49:22:setup_element:INFO: Eye window for uplink 11: _XXXXXXX________________________________________________________________________
Clock Delay: 44
19:49:22:setup_element:INFO: Eye window for uplink 12: XXXXXXXX________________________________________________________________________
Clock Delay: 43
19:49:22:setup_element:INFO: Eye window for uplink 13: XXXXXXXX________________________________________________________________________
Clock Delay: 43
19:49:22:setup_element:INFO: Eye window for uplink 14: __XXXXXX________________________________________________________________________
Clock Delay: 44
19:49:22:setup_element:INFO: Eye window for uplink 15: __XXXXXX________________________________________________________________________
Clock Delay: 44
19:49:22:setup_element:INFO: Setting the clock phase to 45 for group 0, downlink 1
19:49:22:setup_element:INFO: Scanning data phases
19:49:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:49:22:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
19:49:27:setup_element:INFO: Data phase scan results for group 0, downlink 1
19:49:27:setup_element:INFO: Eye window for uplink 0 : _XXXXXX_________________________________
Data delay found: 23
19:49:27:setup_element:INFO: Eye window for uplink 1 : XX_________________________________XXXXX
Data delay found: 18
19:49:27:setup_element:INFO: Eye window for uplink 2 : __________________________________XXXXX_
Data delay found: 16
19:49:27:setup_element:INFO: Eye window for uplink 3 : _______________________________XXXXX____
Data delay found: 13
19:49:27:setup_element:INFO: Eye window for uplink 4 : _______________________________XXXXX____
Data delay found: 13
19:49:27:setup_element:INFO: Eye window for uplink 5 : ____________________________XXXX________
Data delay found: 9
19:49:27:setup_element:INFO: Eye window for uplink 6 : ________________________XXXXX___________
Data delay found: 6
19:49:27:setup_element:INFO: Eye window for uplink 7 : _____________________XXXXX______________
Data delay found: 3
19:49:27:setup_element:INFO: Eye window for uplink 8 : __________XXXX__________________________
Data delay found: 31
19:49:27:setup_element:INFO: Eye window for uplink 9 : _______________XXXXXX___________________
Data delay found: 37
19:49:27:setup_element:INFO: Eye window for uplink 10: ___________XXXXX________________________
Data delay found: 33
19:49:27:setup_element:INFO: Eye window for uplink 11: ______________XXXXX_____________________
Data delay found: 36
19:49:27:setup_element:INFO: Eye window for uplink 12: ___________XXXXX________________________
Data delay found: 33
19:49:27:setup_element:INFO: Eye window for uplink 13: ______________XXXX______________________
Data delay found: 35
19:49:27:setup_element:INFO: Eye window for uplink 14: ___________XXXX_________________________
Data delay found: 32
19:49:27:setup_element:INFO: Eye window for uplink 15: _____________XXXXX______________________
Data delay found: 35
19:49:27:setup_element:INFO: Setting the data phase to 23 for uplink 0
19:49:27:setup_element:INFO: Setting the data phase to 18 for uplink 1
19:49:27:setup_element:INFO: Setting the data phase to 16 for uplink 2
19:49:27:setup_element:INFO: Setting the data phase to 13 for uplink 3
19:49:27:setup_element:INFO: Setting the data phase to 13 for uplink 4
19:49:27:setup_element:INFO: Setting the data phase to 9 for uplink 5
19:49:27:setup_element:INFO: Setting the data phase to 6 for uplink 6
19:49:27:setup_element:INFO: Setting the data phase to 3 for uplink 7
19:49:27:setup_element:INFO: Setting the data phase to 31 for uplink 8
19:49:27:setup_element:INFO: Setting the data phase to 37 for uplink 9
19:49:27:setup_element:INFO: Setting the data phase to 33 for uplink 10
19:49:27:setup_element:INFO: Setting the data phase to 36 for uplink 11
19:49:27:setup_element:INFO: Setting the data phase to 33 for uplink 12
19:49:27:setup_element:INFO: Setting the data phase to 35 for uplink 13
19:49:27:setup_element:INFO: Setting the data phase to 32 for uplink 14
19:49:27:setup_element:INFO: Setting the data phase to 35 for uplink 15
19:49:27:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 45
Window Length: 68
Eye Windows:
Uplink 0: _____XXXXXXX____________________________________________________________________
Uplink 1: _____XXXXXXX____________________________________________________________________
Uplink 2: ____XXXXXX______________________________________________________________________
Uplink 3: ____XXXXXX______________________________________________________________________
Uplink 4: ____XXXXXXX_____________________________________________________________________
Uplink 5: ____XXXXXXX_____________________________________________________________________
Uplink 6: ___XXXXXXX______________________________________________________________________
Uplink 7: ___XXXXXXX______________________________________________________________________
Uplink 8: _XXXXXXXX_______________________________________________________________________
Uplink 9: _XXXXXXXX_______________________________________________________________________
Uplink 10: _XXXXXXX________________________________________________________________________
Uplink 11: _XXXXXXX________________________________________________________________________
Uplink 12: XXXXXXXX________________________________________________________________________
Uplink 13: XXXXXXXX________________________________________________________________________
Uplink 14: __XXXXXX________________________________________________________________________
Uplink 15: __XXXXXX________________________________________________________________________
Data phase characteristics:
Uplink 0:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 1:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 2:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 3:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 4:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 5:
Optimal Phase: 9
Window Length: 36
Eye Window: ____________________________XXXX________
Uplink 6:
Optimal Phase: 6
Window Length: 35
Eye Window: ________________________XXXXX___________
Uplink 7:
Optimal Phase: 3
Window Length: 35
Eye Window: _____________________XXXXX______________
Uplink 8:
Optimal Phase: 31
Window Length: 36
Eye Window: __________XXXX__________________________
Uplink 9:
Optimal Phase: 37
Window Length: 34
Eye Window: _______________XXXXXX___________________
Uplink 10:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 11:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 12:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 13:
Optimal Phase: 35
Window Length: 36
Eye Window: ______________XXXX______________________
Uplink 14:
Optimal Phase: 32
Window Length: 36
Eye Window: ___________XXXX_________________________
Uplink 15:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
]
19:49:27:setup_element:INFO: Beginning SMX ASICs map scan
19:49:27:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:49:27:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
19:49:27:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
19:49:27:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
19:49:27:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
19:49:27:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
19:49:27:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
19:49:28:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
19:49:28:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
19:49:28:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
19:49:28:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
19:49:28:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
19:49:28:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
19:49:28:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
19:49:28:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
19:49:28:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
19:49:28:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
19:49:28:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
19:49:28:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
19:49:29:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
19:49:29:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
19:49:30:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 45
Window Length: 68
Eye Windows:
Uplink 0: _____XXXXXXX____________________________________________________________________
Uplink 1: _____XXXXXXX____________________________________________________________________
Uplink 2: ____XXXXXX______________________________________________________________________
Uplink 3: ____XXXXXX______________________________________________________________________
Uplink 4: ____XXXXXXX_____________________________________________________________________
Uplink 5: ____XXXXXXX_____________________________________________________________________
Uplink 6: ___XXXXXXX______________________________________________________________________
Uplink 7: ___XXXXXXX______________________________________________________________________
Uplink 8: _XXXXXXXX_______________________________________________________________________
Uplink 9: _XXXXXXXX_______________________________________________________________________
Uplink 10: _XXXXXXX________________________________________________________________________
Uplink 11: _XXXXXXX________________________________________________________________________
Uplink 12: XXXXXXXX________________________________________________________________________
Uplink 13: XXXXXXXX________________________________________________________________________
Uplink 14: __XXXXXX________________________________________________________________________
Uplink 15: __XXXXXX________________________________________________________________________
Data phase characteristics:
Uplink 0:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 1:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 2:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 3:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 4:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 5:
Optimal Phase: 9
Window Length: 36
Eye Window: ____________________________XXXX________
Uplink 6:
Optimal Phase: 6
Window Length: 35
Eye Window: ________________________XXXXX___________
Uplink 7:
Optimal Phase: 3
Window Length: 35
Eye Window: _____________________XXXXX______________
Uplink 8:
Optimal Phase: 31
Window Length: 36
Eye Window: __________XXXX__________________________
Uplink 9:
Optimal Phase: 37
Window Length: 34
Eye Window: _______________XXXXXX___________________
Uplink 10:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 11:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 12:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 13:
Optimal Phase: 35
Window Length: 36
Eye Window: ______________XXXX______________________
Uplink 14:
Optimal Phase: 32
Window Length: 36
Eye Window: ___________XXXX_________________________
Uplink 15:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
19:49:30:setup_element:INFO: Performing Elink synchronization
19:49:30:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
19:49:30:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
19:49:30:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
19:49:30:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
19:49:30:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
19:49:30:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
19:49:30:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
19:49:31:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
19:49:32:febtest:INFO: 01-00 | XA-000-08-002-000-005-197-10 | 18.7 | 1306.1
19:49:32:febtest:INFO: 08-01 | XA-000-08-002-000-000-020-09 | 21.9 | 1265.4
19:49:32:febtest:INFO: 03-02 | XA-000-08-002-000-005-198-10 | 28.2 | 1247.9
19:49:32:febtest:INFO: 10-03 | XA-000-08-002-000-000-041-00 | 47.3 | 1189.2
19:49:33:febtest:INFO: 05-04 | XA-000-08-002-000-001-207-12 | 40.9 | 1201.0
19:49:33:febtest:INFO: 12-05 | XA-000-08-002-000-000-035-00 | 53.6 | 1165.6
19:49:33:febtest:INFO: 07-06 | XA-000-08-002-000-005-228-04 | 47.3 | 1189.2
19:49:33:febtest:INFO: 14-07 | XA-000-08-002-000-000-036-00 | 44.1 | 1201.0
19:49:33:ST3_smx:INFO: Configuring SMX FAST
19:49:35:ST3_smx:INFO: chip: 8-1 34.556970 C 1212.728715 mV
19:49:35:ST3_smx:INFO: Electrons
19:49:35:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:49:37:ST3_smx:INFO: ----> Checking Analog response
19:49:37:ST3_smx:INFO: ----> Checking broken channels
19:49:37:ST3_smx:INFO: Total # broken ch: 0
19:49:37:ST3_smx:INFO: List FAST: []
19:49:37:ST3_smx:INFO: List SLOW: []
19:49:37:ST3_smx:INFO: Holes
19:49:37:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:49:39:ST3_smx:INFO: ----> Checking Analog response
19:49:39:ST3_smx:INFO: ----> Checking broken channels
19:49:39:ST3_smx:INFO: Total # broken ch: 0
19:49:39:ST3_smx:INFO: List FAST: []
19:49:39:ST3_smx:INFO: List SLOW: []
19:49:39:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
19:49:39:febtest:INFO: 01-00 | XA-000-08-002-000-005-197-10 | 18.7 | 1306.1
19:49:40:febtest:INFO: 08-01 | XA-000-08-002-000-000-020-09 | 37.7 | 1212.7
19:49:40:febtest:INFO: 03-02 | XA-000-08-002-000-005-198-10 | 28.2 | 1247.9
19:49:40:febtest:INFO: 10-03 | XA-000-08-002-000-000-041-00 | 47.3 | 1189.2
19:49:40:febtest:INFO: 05-04 | XA-000-08-002-000-001-207-12 | 40.9 | 1201.0
19:49:41:febtest:INFO: 12-05 | XA-000-08-002-000-000-035-00 | 53.6 | 1159.7
19:49:41:febtest:INFO: 07-06 | XA-000-08-002-000-005-228-04 | 44.1 | 1189.2
19:49:41:febtest:INFO: 14-07 | XA-000-08-002-000-000-036-00 | 44.1 | 1201.0
19:49:42:ST3_smx:INFO: Configuring SMX FAST
19:49:43:ST3_smx:INFO: chip: 10-3 53.612520 C 1165.571835 mV
19:49:43:ST3_smx:INFO: Electrons
19:49:43:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:49:45:ST3_smx:INFO: ----> Checking Analog response
19:49:45:ST3_smx:INFO: ----> Checking broken channels
19:49:45:ST3_smx:INFO: Total # broken ch: 1
19:49:45:ST3_smx:INFO: List FAST: [78]
19:49:45:ST3_smx:INFO: List SLOW: []
19:49:45:ST3_smx:INFO: Holes
19:49:45:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:49:47:ST3_smx:INFO: ----> Checking Analog response
19:49:47:ST3_smx:INFO: ----> Checking broken channels
19:49:47:ST3_smx:INFO: Total # broken ch: 1
19:49:47:ST3_smx:INFO: List FAST: [78]
19:49:47:ST3_smx:INFO: List SLOW: []
19:49:47:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
19:49:48:febtest:INFO: 01-00 | XA-000-08-002-000-005-197-10 | 18.7 | 1306.1
19:49:48:febtest:INFO: 08-01 | XA-000-08-002-000-000-020-09 | 34.6 | 1212.7
19:49:48:febtest:INFO: 03-02 | XA-000-08-002-000-005-198-10 | 28.2 | 1247.9
19:49:48:febtest:INFO: 10-03 | XA-000-08-002-000-000-041-00 | 53.6 | 1165.6
19:49:49:febtest:INFO: 05-04 | XA-000-08-002-000-001-207-12 | 40.9 | 1201.0
19:49:49:febtest:INFO: 12-05 | XA-000-08-002-000-000-035-00 | 53.6 | 1159.7
19:49:49:febtest:INFO: 07-06 | XA-000-08-002-000-005-228-04 | 44.1 | 1189.2
19:49:49:febtest:INFO: 14-07 | XA-000-08-002-000-000-036-00 | 44.1 | 1201.0
19:49:50:ST3_smx:INFO: Configuring SMX FAST
19:49:52:ST3_smx:INFO: chip: 12-5 59.984250 C 1141.874115 mV
19:49:52:ST3_smx:INFO: Electrons
19:49:52:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:49:53:ST3_smx:INFO: ----> Checking Analog response
19:49:53:ST3_smx:INFO: ----> Checking broken channels
19:49:54:ST3_smx:INFO: Total # broken ch: 1
19:49:54:ST3_smx:INFO: List FAST: [85]
19:49:54:ST3_smx:INFO: List SLOW: []
19:49:54:ST3_smx:INFO: Holes
19:49:54:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:49:56:ST3_smx:INFO: ----> Checking Analog response
19:49:56:ST3_smx:INFO: ----> Checking broken channels
19:49:56:ST3_smx:INFO: Total # broken ch: 1
19:49:56:ST3_smx:INFO: List FAST: [85]
19:49:56:ST3_smx:INFO: List SLOW: []
19:49:56:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
19:49:56:febtest:INFO: 01-00 | XA-000-08-002-000-005-197-10 | 18.7 | 1306.1
19:49:56:febtest:INFO: 08-01 | XA-000-08-002-000-000-020-09 | 37.7 | 1212.7
19:49:57:febtest:INFO: 03-02 | XA-000-08-002-000-005-198-10 | 28.2 | 1247.9
19:49:57:febtest:INFO: 10-03 | XA-000-08-002-000-000-041-00 | 53.6 | 1159.7
19:49:57:febtest:INFO: 05-04 | XA-000-08-002-000-001-207-12 | 40.9 | 1201.0
19:49:57:febtest:INFO: 12-05 | XA-000-08-002-000-000-035-00 | 60.0 | 1141.9
19:49:57:febtest:INFO: 07-06 | XA-000-08-002-000-005-228-04 | 44.1 | 1189.2
19:49:58:febtest:INFO: 14-07 | XA-000-08-002-000-000-036-00 | 44.1 | 1201.0
19:49:58:ST3_smx:INFO: Configuring SMX FAST
19:50:00:ST3_smx:INFO: chip: 14-7 53.612520 C 1165.571835 mV
19:50:00:ST3_smx:INFO: Electrons
19:50:00:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:50:02:ST3_smx:INFO: ----> Checking Analog response
19:50:02:ST3_smx:INFO: ----> Checking broken channels
19:50:02:ST3_smx:INFO: Total # broken ch: 2
19:50:02:ST3_smx:INFO: List FAST: [36, 46]
19:50:02:ST3_smx:INFO: List SLOW: []
19:50:02:ST3_smx:INFO: Holes
19:50:02:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
19:50:04:ST3_smx:INFO: ----> Checking Analog response
19:50:04:ST3_smx:INFO: ----> Checking broken channels
19:50:04:ST3_smx:INFO: Total # broken ch: 2
19:50:04:ST3_smx:INFO: List FAST: [36, 46]
19:50:04:ST3_smx:INFO: List SLOW: []
19:50:04:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
19:50:04:febtest:INFO: 01-00 | XA-000-08-002-000-005-197-10 | 18.7 | 1306.1
19:50:04:febtest:INFO: 08-01 | XA-000-08-002-000-000-020-09 | 34.6 | 1212.7
19:50:05:febtest:INFO: 03-02 | XA-000-08-002-000-005-198-10 | 28.2 | 1247.9
19:50:05:febtest:INFO: 10-03 | XA-000-08-002-000-000-041-00 | 53.6 | 1165.6
19:50:05:febtest:INFO: 05-04 | XA-000-08-002-000-001-207-12 | 40.9 | 1201.0
19:50:05:febtest:INFO: 12-05 | XA-000-08-002-000-000-035-00 | 60.0 | 1141.9
19:50:06:febtest:INFO: 07-06 | XA-000-08-002-000-005-228-04 | 44.1 | 1189.2
19:50:06:febtest:INFO: 14-07 | XA-000-08-002-000-000-036-00 | 53.6 | 1165.6
############################################################
# S U M M A R Y #
############################################################
{'TEST_NAME': 'FEB-ASIC', 'TEST_DATE': '24_02_21-19_49_17', 'OPERATOR': 'Alois Alzheimer', 'PROJECT': 'GSI', 'SITE': 'GSI', 'SETUP': 'TEST_SETUP_3', 'ASIC_ID': 'XA-000-08-002-000-000-036-00', 'FUSED_ID': 6359364699116536384, 'HW_ADDR': 7, 'UPLINK': 14, 'VERS_NO': '', 'CABLE_SET_ID': '', 'IC_TEMP': '0', 'VDDM': '0', 'AUX': '0', 'CSABIAS': '0', 'VDDM_INT': '0', 'ADC_Chi2': 0.0, 'ADC_NDF': 0, 'ADC_P0': 0.0, 'ADC_P1': 0.006824, 'ADC_P2': -2.485e-06, 'ADC_P0err': 0.001, 'ADC_P1err': 0.001, 'ADC_P2err': 1e-05, 'ADC_VREF_P': 58, 'ADC_VREF_N': 30, 'ADC_VREF_T': 128, 'ADC_VREF_TR': 122, 'THR2_GLB': 30, 'LOOP__PLS': 100, 'CALIB_PLS': 250, 'SnsLoop': 5, 'IFED': 31, 'CSA_BIAS': 15, 'CSA_Chi2': 0.0, 'CSA_NDF': 0, 'CSA_P0': 0.0, 'CSA_P1': 0.0, 'CSA_P2': 0.0, 'CSA_P0err': 0.0, 'CSA_P1err': 0.0, 'CSA_P2err': 0.0, 'CONF_FAIL_REG': 0, 'N_BROKEN_DISC': 2, 'N_BROKEN_FAST': '[36, 46]', 'N_BROKEN_SLOW': '[]', 'P_BROKEN_DISC': 2, 'P_BROKEN_FAST': '[36, 46]', 'P_BROKEN_SLOW': '[]', 'ASIC_QA_category': '', 'N_BROKEN_CABLE': 0, 'LIST_OF_BROKEN_CABLES': 0, 'FEB_SN': '1053', 'FEB_TYPE': 8.2, 'FEB_UPLINKS': 2, 'FEB_A': 1, 'FEB_B': 0, 'ADDR_0': '', 'ADDR_1': '', 'ADDR_2': '', 'ADDR_3': '', 'ADDR_4': '', 'ADDR_5': '', 'ADDR_6': '', 'ADDR_7': '', 'SENSOR_ID': '', 'MODULE_NAME': '', 'MODULE_LADDER': '', 'MODULE_MODULE': '', 'MODULE_SIZE': '', 'MODULE_GRADE': '', 'MODULE_TYPE': '', 'VI_bInit': ['2.199', '2.0920', '2.799', '1.4900', '0.000', '0.0000', '0.000', '0.0000'], 'VI_aInit': ['0', '0', '0', '0', '0', '0'], 'VI_atEnd': ['0', '0', '0', '0', '0', '0'], 'AMP_CAL': 150, 'PlsLoop': 200, 'N_ANA_PRESENT': 'Analog response OK', 'N_DISC_FAIL_CH': 0, 'N_ANA_FAIL_CH': '0', 'P_ANA_PRESENT': 'Analog response OK', 'P_DISC_FAIL_CH': 0, 'P_ANA_FAIL_CH': '0'}
===============================
{'CSA_FRONT': 1, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 1, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 1, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 1, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 1, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 1, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 1, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 1, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-ASIC
TEST_DATE : 24_02_21-19_49_17
OPERATOR : Alois Alzheimer
SITE : GSI
SETUP : TEST_SETUP_3
Set-ID :
---------------------------------------
MODULE_NAME :
FEB_SN : 1053
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
MODULE_NAME
---------------------------------------
VI_before_Init : ['2.199', '2.0920', '2.799', '1.4900', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.200', '0.4758', '2.800', '1.8100', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.200', '0.4758', '2.800', '1.8100', '0.000', '0.0000', '0.000', '0.0000']
19:50:12:ST3_Shared:DEBUG: Saving the report
19:50:12:ST3_Shared:DEBUG: dirname :tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/
19:50:12:ST3_Shared:INFO: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_0.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_0.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_1.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_1.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_2.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_2.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_3.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_3.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_4.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_4.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_5.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_5.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_6.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_6.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_7.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_SMX_7.root
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17/24_02_21-19_49_17_window.png
19:50:12:ST3_Shared:DEBUG: tar/GSI//FEB/FEB_1053/TD_24_02_21-19_49_17//24_02_21-19_49_17_textEdit.txt