Go Back
FEB_1097 08.02.24 08:35:12
Info
08:35:12:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:35:12:ST3_Shared:INFO: -------------------------FEB-Sensor-------------------------
08:35:12:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:35:54:ST3_ModuleSelector:INFO: L3DL300112 M3DL3T4101124A2 124 C
08:35:54:ST3_ModuleSelector:INFO: 18314
08:35:55:febtest:INFO: Testing FEB with SN 1097
08:35:57:smx_tester:INFO: Scanning setup
08:35:57:elinks:INFO: Disabling clock on downlink 0
08:35:57:elinks:INFO: Disabling clock on downlink 1
08:35:57:elinks:INFO: Disabling clock on downlink 2
08:35:57:elinks:INFO: Disabling clock on downlink 3
08:35:57:elinks:INFO: Disabling clock on downlink 4
08:35:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:35:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:35:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:35:58:elinks:INFO: Disabling clock on downlink 0
08:35:58:elinks:INFO: Disabling clock on downlink 1
08:35:58:elinks:INFO: Disabling clock on downlink 2
08:35:58:elinks:INFO: Disabling clock on downlink 3
08:35:58:elinks:INFO: Disabling clock on downlink 4
08:35:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:35:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
08:35:58:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
08:35:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:35:58:elinks:INFO: Disabling clock on downlink 0
08:35:58:elinks:INFO: Disabling clock on downlink 1
08:35:58:elinks:INFO: Disabling clock on downlink 2
08:35:58:elinks:INFO: Disabling clock on downlink 3
08:35:58:elinks:INFO: Disabling clock on downlink 4
08:35:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:35:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:35:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:35:58:elinks:INFO: Disabling clock on downlink 0
08:35:58:elinks:INFO: Disabling clock on downlink 1
08:35:58:elinks:INFO: Disabling clock on downlink 2
08:35:58:elinks:INFO: Disabling clock on downlink 3
08:35:58:elinks:INFO: Disabling clock on downlink 4
08:35:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:35:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:35:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:35:58:elinks:INFO: Disabling clock on downlink 0
08:35:58:elinks:INFO: Disabling clock on downlink 1
08:35:58:elinks:INFO: Disabling clock on downlink 2
08:35:58:elinks:INFO: Disabling clock on downlink 3
08:35:58:elinks:INFO: Disabling clock on downlink 4
08:35:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:35:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:35:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:35:58:setup_element:INFO: Scanning clock phase
08:35:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:35:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:35:59:setup_element:INFO: Clock phase scan results for group 0, downlink 1
08:35:59:setup_element:INFO: Eye window for uplink 0 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:35:59:setup_element:INFO: Eye window for uplink 1 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:35:59:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:35:59:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:35:59:setup_element:INFO: Eye window for uplink 4 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:35:59:setup_element:INFO: Eye window for uplink 5 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:35:59:setup_element:INFO: Eye window for uplink 6 : ________________________________________________________________________XXXXXX__
Clock Delay: 34
08:35:59:setup_element:INFO: Eye window for uplink 7 : ________________________________________________________________________XXXXXX__
Clock Delay: 34
08:35:59:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:35:59:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:35:59:setup_element:INFO: Eye window for uplink 10: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:35:59:setup_element:INFO: Eye window for uplink 11: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:35:59:setup_element:INFO: Eye window for uplink 12: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:35:59:setup_element:INFO: Eye window for uplink 13: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:35:59:setup_element:INFO: Eye window for uplink 14: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:35:59:setup_element:INFO: Eye window for uplink 15: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:35:59:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
08:35:59:setup_element:INFO: Scanning data phases
08:35:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:35:59:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:36:04:setup_element:INFO: Data phase scan results for group 0, downlink 1
08:36:04:setup_element:INFO: Eye window for uplink 0 : _____________XXXX_______________________
Data delay found: 34
08:36:04:setup_element:INFO: Eye window for uplink 1 : _________XXXX___________________________
Data delay found: 30
08:36:04:setup_element:INFO: Eye window for uplink 2 : _________XXXXX__________________________
Data delay found: 31
08:36:04:setup_element:INFO: Eye window for uplink 3 : ______XXXXX_____________________________
Data delay found: 28
08:36:04:setup_element:INFO: Eye window for uplink 4 : ______XXXXX_____________________________
Data delay found: 28
08:36:04:setup_element:INFO: Eye window for uplink 5 : __XXXXX_________________________________
Data delay found: 24
08:36:04:setup_element:INFO: Eye window for uplink 6 : XXXX___________________________________X
Data delay found: 21
08:36:04:setup_element:INFO: Eye window for uplink 7 : XX_________________________________XXXXX
Data delay found: 18
08:36:04:setup_element:INFO: Eye window for uplink 8 : ___________________________XXXX_________
Data delay found: 8
08:36:04:setup_element:INFO: Eye window for uplink 9 : ________________________________XXXXX___
Data delay found: 14
08:36:04:setup_element:INFO: Eye window for uplink 10: ______________________________XXXXX_____
Data delay found: 12
08:36:04:setup_element:INFO: Eye window for uplink 11: __________________________________XXXXX_
Data delay found: 16
08:36:04:setup_element:INFO: Eye window for uplink 12: _________________________XXXXX__________
Data delay found: 7
08:36:04:setup_element:INFO: Eye window for uplink 13: ____________________________XXXXX_______
Data delay found: 10
08:36:04:setup_element:INFO: Eye window for uplink 14: ______________________________XXXXX_____
Data delay found: 12
08:36:04:setup_element:INFO: Eye window for uplink 15: ________________________________XXXXX___
Data delay found: 14
08:36:04:setup_element:INFO: Setting the data phase to 34 for uplink 0
08:36:04:setup_element:INFO: Setting the data phase to 30 for uplink 1
08:36:04:setup_element:INFO: Setting the data phase to 31 for uplink 2
08:36:04:setup_element:INFO: Setting the data phase to 28 for uplink 3
08:36:04:setup_element:INFO: Setting the data phase to 28 for uplink 4
08:36:04:setup_element:INFO: Setting the data phase to 24 for uplink 5
08:36:04:setup_element:INFO: Setting the data phase to 21 for uplink 6
08:36:04:setup_element:INFO: Setting the data phase to 18 for uplink 7
08:36:04:setup_element:INFO: Setting the data phase to 8 for uplink 8
08:36:04:setup_element:INFO: Setting the data phase to 14 for uplink 9
08:36:04:setup_element:INFO: Setting the data phase to 12 for uplink 10
08:36:04:setup_element:INFO: Setting the data phase to 16 for uplink 11
08:36:04:setup_element:INFO: Setting the data phase to 7 for uplink 12
08:36:04:setup_element:INFO: Setting the data phase to 10 for uplink 13
08:36:04:setup_element:INFO: Setting the data phase to 12 for uplink 14
08:36:04:setup_element:INFO: Setting the data phase to 14 for uplink 15
08:36:04:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXX_
Uplink 1: ________________________________________________________________________XXXXXXX_
Uplink 2: _______________________________________________________________________XXXXXXXX_
Uplink 3: _______________________________________________________________________XXXXXXXX_
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: ________________________________________________________________________XXXXXX__
Uplink 7: ________________________________________________________________________XXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: _______________________________________________________________________XXXXXXX__
Uplink 11: _______________________________________________________________________XXXXXXX__
Uplink 12: ____________________________________________________________________XXXXXXXX____
Uplink 13: ____________________________________________________________________XXXXXXXX____
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 34
Window Length: 36
Eye Window: _____________XXXX_______________________
Uplink 1:
Optimal Phase: 30
Window Length: 36
Eye Window: _________XXXX___________________________
Uplink 2:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 3:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 4:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 5:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 6:
Optimal Phase: 21
Window Length: 35
Eye Window: XXXX___________________________________X
Uplink 7:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 8:
Optimal Phase: 8
Window Length: 36
Eye Window: ___________________________XXXX_________
Uplink 9:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 10:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 11:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 12:
Optimal Phase: 7
Window Length: 35
Eye Window: _________________________XXXXX__________
Uplink 13:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 14:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 15:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
]
08:36:04:setup_element:INFO: Beginning SMX ASICs map scan
08:36:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:36:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:36:04:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:36:04:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:36:04:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:36:05:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
08:36:05:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
08:36:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
08:36:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
08:36:05:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
08:36:05:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
08:36:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
08:36:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
08:36:05:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
08:36:05:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
08:36:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
08:36:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
08:36:06:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
08:36:06:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
08:36:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
08:36:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
08:36:07:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXX_
Uplink 1: ________________________________________________________________________XXXXXXX_
Uplink 2: _______________________________________________________________________XXXXXXXX_
Uplink 3: _______________________________________________________________________XXXXXXXX_
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: ________________________________________________________________________XXXXXX__
Uplink 7: ________________________________________________________________________XXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: _______________________________________________________________________XXXXXXX__
Uplink 11: _______________________________________________________________________XXXXXXX__
Uplink 12: ____________________________________________________________________XXXXXXXX____
Uplink 13: ____________________________________________________________________XXXXXXXX____
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 34
Window Length: 36
Eye Window: _____________XXXX_______________________
Uplink 1:
Optimal Phase: 30
Window Length: 36
Eye Window: _________XXXX___________________________
Uplink 2:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 3:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 4:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 5:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 6:
Optimal Phase: 21
Window Length: 35
Eye Window: XXXX___________________________________X
Uplink 7:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 8:
Optimal Phase: 8
Window Length: 36
Eye Window: ___________________________XXXX_________
Uplink 9:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 10:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 11:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 12:
Optimal Phase: 7
Window Length: 35
Eye Window: _________________________XXXXX__________
Uplink 13:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 14:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 15:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
08:36:07:setup_element:INFO: Performing Elink synchronization
08:36:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:36:07:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:36:07:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:36:07:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:36:07:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
08:36:07:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:36:07:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
08:36:08:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
08:36:09:febtest:INFO: 1-0 | XA-000-08-002-000-006-251-13 | 3.0 | 1271.2
08:36:09:febtest:INFO: 8-1 | XA-000-08-002-000-000-135-04 | 31.4 | 1171.5
08:36:09:febtest:INFO: 3-2 | XA-000-08-002-000-006-246-13 | 37.7 | 1165.6
08:36:09:febtest:INFO: 10-3 | XA-000-08-002-000-006-239-10 | 31.4 | 1183.3
08:36:10:febtest:INFO: 5-4 | XA-000-08-002-000-006-241-13 | 34.6 | 1171.5
08:36:10:febtest:INFO: 12-5 | XA-000-08-002-000-000-147-03 | 31.4 | 1189.2
08:36:10:febtest:INFO: 7-6 | XA-000-08-002-000-006-247-13 | 25.1 | 1212.7
08:36:10:febtest:INFO: 14-7 | XA-000-08-002-000-006-240-13 | 28.2 | 1189.2
08:36:11:ST3_smx:INFO: Configuring SMX FAST
08:36:13:ST3_smx:INFO: chip: 1-0 18.745682 C 1230.330540 mV
08:36:13:ST3_smx:INFO: Electrons
08:36:13:ST3_smx:INFO: # loops 0
08:36:14:ST3_smx:INFO: # loops 1
08:36:16:ST3_smx:INFO: # loops 2
08:36:18:ST3_smx:INFO: # loops 3
08:36:19:ST3_smx:INFO: # loops 4
08:36:21:ST3_smx:INFO: Total # of broken channels: 0
08:36:21:ST3_smx:INFO: List of broken channels: []
08:36:21:ST3_smx:INFO: Total # of broken channels: 2
08:36:21:ST3_smx:INFO: List of broken channels: [57, 59]
08:36:21:ST3_smx:INFO: Configuring SMX FAST
08:36:23:ST3_smx:INFO: chip: 8-1 34.556970 C 1159.654860 mV
08:36:23:ST3_smx:INFO: Electrons
08:36:23:ST3_smx:INFO: # loops 0
08:36:25:ST3_smx:INFO: # loops 1
08:36:27:ST3_smx:INFO: # loops 2
08:36:28:ST3_smx:INFO: # loops 3
08:36:30:ST3_smx:INFO: # loops 4
08:36:32:ST3_smx:INFO: Total # of broken channels: 0
08:36:32:ST3_smx:INFO: List of broken channels: []
08:36:32:ST3_smx:INFO: Total # of broken channels: 0
08:36:32:ST3_smx:INFO: List of broken channels: []
08:36:32:ST3_smx:INFO: Configuring SMX FAST
08:36:34:ST3_smx:INFO: chip: 3-2 44.073563 C 1147.806000 mV
08:36:34:ST3_smx:INFO: Electrons
08:36:34:ST3_smx:INFO: # loops 0
08:36:35:ST3_smx:INFO: # loops 1
08:36:37:ST3_smx:INFO: # loops 2
08:36:39:ST3_smx:INFO: # loops 3
08:36:40:ST3_smx:INFO: # loops 4
08:36:42:ST3_smx:INFO: Total # of broken channels: 0
08:36:42:ST3_smx:INFO: List of broken channels: []
08:36:42:ST3_smx:INFO: Total # of broken channels: 0
08:36:42:ST3_smx:INFO: List of broken channels: []
08:36:42:ST3_smx:INFO: Configuring SMX FAST
08:36:44:ST3_smx:INFO: chip: 10-3 37.726682 C 1165.571835 mV
08:36:44:ST3_smx:INFO: Electrons
08:36:44:ST3_smx:INFO: # loops 0
08:36:46:ST3_smx:INFO: # loops 1
08:36:48:ST3_smx:INFO: # loops 2
08:36:49:ST3_smx:INFO: # loops 3
08:36:51:ST3_smx:INFO: # loops 4
08:36:52:ST3_smx:INFO: Total # of broken channels: 0
08:36:52:ST3_smx:INFO: List of broken channels: []
08:36:52:ST3_smx:INFO: Total # of broken channels: 0
08:36:52:ST3_smx:INFO: List of broken channels: []
08:36:53:ST3_smx:INFO: Configuring SMX FAST
08:36:55:ST3_smx:INFO: chip: 5-4 31.389742 C 1195.082160 mV
08:36:55:ST3_smx:INFO: Electrons
08:36:55:ST3_smx:INFO: # loops 0
08:36:56:ST3_smx:INFO: # loops 1
08:36:58:ST3_smx:INFO: # loops 2
08:37:00:ST3_smx:INFO: # loops 3
08:37:01:ST3_smx:INFO: # loops 4
08:37:03:ST3_smx:INFO: Total # of broken channels: 0
08:37:03:ST3_smx:INFO: List of broken channels: []
08:37:03:ST3_smx:INFO: Total # of broken channels: 0
08:37:03:ST3_smx:INFO: List of broken channels: []
08:37:03:ST3_smx:INFO: Configuring SMX FAST
08:37:05:ST3_smx:INFO: chip: 12-5 37.726682 C 1177.390875 mV
08:37:05:ST3_smx:INFO: Electrons
08:37:05:ST3_smx:INFO: # loops 0
08:37:07:ST3_smx:INFO: # loops 1
08:37:08:ST3_smx:INFO: # loops 2
08:37:10:ST3_smx:INFO: # loops 3
08:37:12:ST3_smx:INFO: # loops 4
08:37:13:ST3_smx:INFO: Total # of broken channels: 0
08:37:13:ST3_smx:INFO: List of broken channels: []
08:37:13:ST3_smx:INFO: Total # of broken channels: 0
08:37:13:ST3_smx:INFO: List of broken channels: []
08:37:13:ST3_smx:INFO: Configuring SMX FAST
08:37:15:ST3_smx:INFO: chip: 7-6 25.062742 C 1230.330540 mV
08:37:15:ST3_smx:INFO: Electrons
08:37:15:ST3_smx:INFO: # loops 0
08:37:17:ST3_smx:INFO: # loops 1
08:37:19:ST3_smx:INFO: # loops 2
08:37:20:ST3_smx:INFO: # loops 3
08:37:22:ST3_smx:INFO: # loops 4
08:37:23:ST3_smx:INFO: Total # of broken channels: 0
08:37:23:ST3_smx:INFO: List of broken channels: []
08:37:23:ST3_smx:INFO: Total # of broken channels: 0
08:37:23:ST3_smx:INFO: List of broken channels: []
08:37:24:ST3_smx:INFO: Configuring SMX FAST
08:37:26:ST3_smx:INFO: chip: 14-7 31.389742 C 1183.292940 mV
08:37:26:ST3_smx:INFO: Electrons
08:37:26:ST3_smx:INFO: # loops 0
08:37:27:ST3_smx:INFO: # loops 1
08:37:29:ST3_smx:INFO: # loops 2
08:37:31:ST3_smx:INFO: # loops 3
08:37:32:ST3_smx:INFO: # loops 4
08:37:34:ST3_smx:INFO: Total # of broken channels: 0
08:37:34:ST3_smx:INFO: List of broken channels: []
08:37:34:ST3_smx:INFO: Total # of broken channels: 0
08:37:34:ST3_smx:INFO: List of broken channels: []
08:37:35:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
08:37:35:febtest:INFO: 1-0 | XA-000-08-002-000-006-251-13 | 18.7 | 1230.3
08:37:35:febtest:INFO: 8-1 | XA-000-08-002-000-000-135-04 | 37.7 | 1159.7
08:37:35:febtest:INFO: 3-2 | XA-000-08-002-000-006-246-13 | 44.1 | 1147.8
08:37:36:febtest:INFO: 10-3 | XA-000-08-002-000-006-239-10 | 37.7 | 1165.6
08:37:36:febtest:INFO: 5-4 | XA-000-08-002-000-006-241-13 | 31.4 | 1195.1
08:37:36:febtest:INFO: 12-5 | XA-000-08-002-000-000-147-03 | 37.7 | 1177.4
08:37:36:febtest:INFO: 7-6 | XA-000-08-002-000-006-247-13 | 25.1 | 1230.3
08:37:36:febtest:INFO: 14-7 | XA-000-08-002-000-006-240-13 | 31.4 | 1183.3
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 2024_02_08-08_35_12
OPERATOR : Oleksandr S.;
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L3DL300112 M3DL3T4101124A2 124 C
FEB_SN : 1097
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
SENSOR_ID: 18314
MODULE_NAME: L3DL300112 M3DL3T4101124A2 124 C
MODULE_TYPE:
MODULE_LADDER: L3DL500114
MODULE_MODULE: M3DL5B0101140B2
MODULE_SIZE: 42
MODULE_GRADE: C
---------------------------------------
VI_before_Init : ['2.450', '0.0003', '1.850', '0.0000', '2.450', '1.8580', '1.850', '0.3955']
VI_after__Init : ['2.450', '0.0003', '1.850', '0.0000', '2.450', '2.0150', '1.850', '0.4103']
VI_at__the_End : ['0', '0', '0', '0', '0', '0']
08:37:38:ST3_Shared:INFO: /home/cbm/public_html/Production_LogDir//FEB/FEB_1097/TestDate_2024_02_08-08_35_12/