Go Back
FEB_1117 15.03.24 12:59:30
Info
12:59:30:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:59:30:ST3_Shared:INFO: FEB-Microcable
12:59:30:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:59:31:febtest:INFO: Testing FEB with SN 1117
12:59:33:smx_tester:INFO: Scanning setup
12:59:33:elinks:INFO: Disabling clock on downlink 0
12:59:33:elinks:INFO: Disabling clock on downlink 1
12:59:33:elinks:INFO: Disabling clock on downlink 2
12:59:33:elinks:INFO: Disabling clock on downlink 3
12:59:33:elinks:INFO: Disabling clock on downlink 4
12:59:33:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:59:33:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
12:59:33:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:59:33:elinks:INFO: Disabling clock on downlink 0
12:59:33:elinks:INFO: Disabling clock on downlink 1
12:59:33:elinks:INFO: Disabling clock on downlink 2
12:59:33:elinks:INFO: Disabling clock on downlink 3
12:59:33:elinks:INFO: Disabling clock on downlink 4
12:59:33:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:59:33:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:59:33:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
12:59:33:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
12:59:33:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
12:59:33:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
12:59:33:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
12:59:33:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
12:59:33:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
12:59:34:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
12:59:34:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:59:34:elinks:INFO: Disabling clock on downlink 0
12:59:34:elinks:INFO: Disabling clock on downlink 1
12:59:34:elinks:INFO: Disabling clock on downlink 2
12:59:34:elinks:INFO: Disabling clock on downlink 3
12:59:34:elinks:INFO: Disabling clock on downlink 4
12:59:34:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:59:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:59:34:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:59:34:elinks:INFO: Disabling clock on downlink 0
12:59:34:elinks:INFO: Disabling clock on downlink 1
12:59:34:elinks:INFO: Disabling clock on downlink 2
12:59:34:elinks:INFO: Disabling clock on downlink 3
12:59:34:elinks:INFO: Disabling clock on downlink 4
12:59:34:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:59:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
12:59:34:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:59:34:elinks:INFO: Disabling clock on downlink 0
12:59:34:elinks:INFO: Disabling clock on downlink 1
12:59:34:elinks:INFO: Disabling clock on downlink 2
12:59:34:elinks:INFO: Disabling clock on downlink 3
12:59:34:elinks:INFO: Disabling clock on downlink 4
12:59:34:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:59:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
12:59:34:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:59:34:setup_element:INFO: Scanning clock phase
12:59:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:59:34:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:59:34:setup_element:INFO: Clock phase scan results for group 0, downlink 1
12:59:34:setup_element:INFO: Eye window for uplink 0 : _________________________________________________________________________XXXXXXX
Clock Delay: 36
12:59:34:setup_element:INFO: Eye window for uplink 1 : _________________________________________________________________________XXXXXXX
Clock Delay: 36
12:59:34:setup_element:INFO: Eye window for uplink 2 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 3 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 4 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 5 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 6 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
12:59:34:setup_element:INFO: Eye window for uplink 7 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
12:59:34:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 10: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
12:59:34:setup_element:INFO: Eye window for uplink 11: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
12:59:34:setup_element:INFO: Eye window for uplink 12: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 13: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:59:34:setup_element:INFO: Eye window for uplink 14: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
12:59:34:setup_element:INFO: Eye window for uplink 15: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
12:59:34:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 1
12:59:34:setup_element:INFO: Scanning data phases
12:59:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:59:34:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:59:40:setup_element:INFO: Data phase scan results for group 0, downlink 1
12:59:40:setup_element:INFO: Eye window for uplink 0 : ______________XXXXXX____________________
Data delay found: 36
12:59:40:setup_element:INFO: Eye window for uplink 1 : __________XXXXX_________________________
Data delay found: 32
12:59:40:setup_element:INFO: Eye window for uplink 2 : ______XXXXXX____________________________
Data delay found: 28
12:59:40:setup_element:INFO: Eye window for uplink 3 : ____XXXXX_______________________________
Data delay found: 26
12:59:40:setup_element:INFO: Eye window for uplink 4 : ____XXXXX_______________________________
Data delay found: 26
12:59:40:setup_element:INFO: Eye window for uplink 5 : XXXXX__________________________________X
Data delay found: 21
12:59:40:setup_element:INFO: Eye window for uplink 6 : XXX___________________________________XX
Data delay found: 20
12:59:40:setup_element:INFO: Eye window for uplink 7 : __________________________________XXXXX_
Data delay found: 16
12:59:40:setup_element:INFO: Eye window for uplink 8 : __________________________XXXX__________
Data delay found: 7
12:59:40:setup_element:INFO: Eye window for uplink 9 : _______________________________XXXXX____
Data delay found: 13
12:59:40:setup_element:INFO: Eye window for uplink 10: ____________________________XXXXX_______
Data delay found: 10
12:59:40:setup_element:INFO: Eye window for uplink 11: _________________________________XXXXX__
Data delay found: 15
12:59:40:setup_element:INFO: Eye window for uplink 12: ____________________________XXXX________
Data delay found: 9
12:59:40:setup_element:INFO: Eye window for uplink 13: ______________________________XXXXX_____
Data delay found: 12
12:59:40:setup_element:INFO: Eye window for uplink 14: _________________________________XXXX___
Data delay found: 14
12:59:40:setup_element:INFO: Eye window for uplink 15: _________________________________XXXXXX_
Data delay found: 15
12:59:40:setup_element:INFO: Setting the data phase to 36 for uplink 0
12:59:40:setup_element:INFO: Setting the data phase to 32 for uplink 1
12:59:40:setup_element:INFO: Setting the data phase to 28 for uplink 2
12:59:40:setup_element:INFO: Setting the data phase to 26 for uplink 3
12:59:40:setup_element:INFO: Setting the data phase to 26 for uplink 4
12:59:40:setup_element:INFO: Setting the data phase to 21 for uplink 5
12:59:40:setup_element:INFO: Setting the data phase to 20 for uplink 6
12:59:40:setup_element:INFO: Setting the data phase to 16 for uplink 7
12:59:40:setup_element:INFO: Setting the data phase to 7 for uplink 8
12:59:40:setup_element:INFO: Setting the data phase to 13 for uplink 9
12:59:40:setup_element:INFO: Setting the data phase to 10 for uplink 10
12:59:40:setup_element:INFO: Setting the data phase to 15 for uplink 11
12:59:40:setup_element:INFO: Setting the data phase to 9 for uplink 12
12:59:40:setup_element:INFO: Setting the data phase to 12 for uplink 13
12:59:40:setup_element:INFO: Setting the data phase to 14 for uplink 14
12:59:40:setup_element:INFO: Setting the data phase to 15 for uplink 15
12:59:40:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 70
Eye Windows:
Uplink 0: _________________________________________________________________________XXXXXXX
Uplink 1: _________________________________________________________________________XXXXXXX
Uplink 2: ______________________________________________________________________XXXXXXXX__
Uplink 3: ______________________________________________________________________XXXXXXXX__
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: _______________________________________________________________________XXXXXXX__
Uplink 7: _______________________________________________________________________XXXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: ______________________________________________________________________XXXXXXXXX_
Uplink 11: ______________________________________________________________________XXXXXXXXX_
Uplink 12: ______________________________________________________________________XXXXXXXX__
Uplink 13: ______________________________________________________________________XXXXXXXX__
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 36
Window Length: 34
Eye Window: ______________XXXXXX____________________
Uplink 1:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 2:
Optimal Phase: 28
Window Length: 34
Eye Window: ______XXXXXX____________________________
Uplink 3:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 4:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 5:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 7
Window Length: 36
Eye Window: __________________________XXXX__________
Uplink 9:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 10:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 11:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 12:
Optimal Phase: 9
Window Length: 36
Eye Window: ____________________________XXXX________
Uplink 13:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 14:
Optimal Phase: 14
Window Length: 36
Eye Window: _________________________________XXXX___
Uplink 15:
Optimal Phase: 15
Window Length: 34
Eye Window: _________________________________XXXXXX_
]
12:59:40:setup_element:INFO: Beginning SMX ASICs map scan
12:59:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:59:40:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:59:40:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
12:59:40:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
12:59:40:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
12:59:40:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
12:59:40:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
12:59:40:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
12:59:40:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
12:59:41:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
12:59:41:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
12:59:41:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
12:59:41:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
12:59:41:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
12:59:41:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
12:59:41:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
12:59:41:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
12:59:41:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
12:59:41:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
12:59:41:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
12:59:41:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
12:59:43:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 70
Eye Windows:
Uplink 0: _________________________________________________________________________XXXXXXX
Uplink 1: _________________________________________________________________________XXXXXXX
Uplink 2: ______________________________________________________________________XXXXXXXX__
Uplink 3: ______________________________________________________________________XXXXXXXX__
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: _______________________________________________________________________XXXXXXX__
Uplink 7: _______________________________________________________________________XXXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: ______________________________________________________________________XXXXXXXXX_
Uplink 11: ______________________________________________________________________XXXXXXXXX_
Uplink 12: ______________________________________________________________________XXXXXXXX__
Uplink 13: ______________________________________________________________________XXXXXXXX__
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 36
Window Length: 34
Eye Window: ______________XXXXXX____________________
Uplink 1:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 2:
Optimal Phase: 28
Window Length: 34
Eye Window: ______XXXXXX____________________________
Uplink 3:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 4:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 5:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 7
Window Length: 36
Eye Window: __________________________XXXX__________
Uplink 9:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 10:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 11:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 12:
Optimal Phase: 9
Window Length: 36
Eye Window: ____________________________XXXX________
Uplink 13:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 14:
Optimal Phase: 14
Window Length: 36
Eye Window: _________________________________XXXX___
Uplink 15:
Optimal Phase: 15
Window Length: 34
Eye Window: _________________________________XXXXXX_
12:59:43:setup_element:INFO: Performing Elink synchronization
12:59:43:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:59:43:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:59:43:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
12:59:43:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
12:59:43:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
12:59:43:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
12:59:43:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
12:59:45:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:59:45:febtest:INFO: 01-00 | XA-000-08-002-002-007-135-05 | 21.9 | 1206.9
12:59:45:febtest:INFO: 08-01 | XA-000-08-002-001-007-061-07 | 18.7 | 1218.6
12:59:45:febtest:INFO: 03-02 | XA-000-08-002-001-007-105-05 | 25.1 | 1195.1
12:59:45:febtest:INFO: 10-03 | XA-000-08-002-001-007-057-07 | 21.9 | 1206.9
12:59:46:febtest:INFO: 05-04 | XA-000-08-002-001-007-104-05 | 31.4 | 1177.4
12:59:46:febtest:INFO: 12-05 | XA-000-08-002-001-007-062-07 | 21.9 | 1212.7
12:59:46:febtest:INFO: 07-06 | XA-000-08-002-001-007-102-05 | 28.2 | 1195.1
12:59:46:febtest:INFO: 14-07 | XA-000-08-002-001-007-053-07 | 28.2 | 1177.4
12:59:46:ST3_smx:INFO: Configuring SMX FAST
12:59:48:ST3_smx:INFO: chip: 1-0 25.062742 C 1195.082160 mV
12:59:48:ST3_smx:INFO: Electrons
12:59:48:ST3_smx:INFO: # loops 0
12:59:50:ST3_smx:INFO: # loops 1
12:59:52:ST3_smx:INFO: # loops 2
12:59:53:ST3_smx:INFO: Total # of broken channels: 0
12:59:53:ST3_smx:INFO: List of broken channels: []
12:59:53:ST3_smx:INFO: Total # of broken channels: 1
12:59:53:ST3_smx:INFO: List of broken channels: [125]
12:59:54:ST3_smx:INFO: Configuring SMX FAST
12:59:56:ST3_smx:INFO: chip: 8-1 31.389742 C 1177.390875 mV
12:59:56:ST3_smx:INFO: Electrons
12:59:56:ST3_smx:INFO: # loops 0
12:59:58:ST3_smx:INFO: # loops 1
13:00:00:ST3_smx:INFO: # loops 2
13:00:01:ST3_smx:INFO: Total # of broken channels: 0
13:00:01:ST3_smx:INFO: List of broken channels: []
13:00:01:ST3_smx:INFO: Total # of broken channels: 0
13:00:01:ST3_smx:INFO: List of broken channels: []
13:00:02:ST3_smx:INFO: Configuring SMX FAST
13:00:04:ST3_smx:INFO: chip: 3-2 25.062742 C 1206.851500 mV
13:00:04:ST3_smx:INFO: Electrons
13:00:04:ST3_smx:INFO: # loops 0
13:00:06:ST3_smx:INFO: # loops 1
13:00:08:ST3_smx:INFO: # loops 2
13:00:09:ST3_smx:INFO: Total # of broken channels: 1
13:00:09:ST3_smx:INFO: List of broken channels: [103]
13:00:09:ST3_smx:INFO: Total # of broken channels: 1
13:00:09:ST3_smx:INFO: List of broken channels: [103]
13:00:10:ST3_smx:INFO: Configuring SMX FAST
13:00:12:ST3_smx:INFO: chip: 10-3 21.902970 C 1212.728715 mV
13:00:12:ST3_smx:INFO: Electrons
13:00:12:ST3_smx:INFO: # loops 0
13:00:14:ST3_smx:INFO: # loops 1
13:00:16:ST3_smx:INFO: # loops 2
13:00:17:ST3_smx:INFO: Total # of broken channels: 0
13:00:17:ST3_smx:INFO: List of broken channels: []
13:00:17:ST3_smx:INFO: Total # of broken channels: 1
13:00:17:ST3_smx:INFO: List of broken channels: [11]
13:00:18:ST3_smx:INFO: Configuring SMX FAST
13:00:20:ST3_smx:INFO: chip: 5-4 21.902970 C 1224.468235 mV
13:00:20:ST3_smx:INFO: Electrons
13:00:20:ST3_smx:INFO: # loops 0
13:00:22:ST3_smx:INFO: # loops 1
13:00:23:ST3_smx:INFO: # loops 2
13:00:25:ST3_smx:INFO: Total # of broken channels: 0
13:00:25:ST3_smx:INFO: List of broken channels: []
13:00:25:ST3_smx:INFO: Total # of broken channels: 0
13:00:25:ST3_smx:INFO: List of broken channels: []
13:00:26:ST3_smx:INFO: Configuring SMX FAST
13:00:28:ST3_smx:INFO: chip: 12-5 31.389742 C 1183.292940 mV
13:00:28:ST3_smx:INFO: Electrons
13:00:28:ST3_smx:INFO: # loops 0
13:00:30:ST3_smx:INFO: # loops 1
13:00:31:ST3_smx:INFO: # loops 2
13:00:33:ST3_smx:INFO: Total # of broken channels: 0
13:00:33:ST3_smx:INFO: List of broken channels: []
13:00:33:ST3_smx:INFO: Total # of broken channels: 1
13:00:33:ST3_smx:INFO: List of broken channels: [95]
13:00:34:ST3_smx:INFO: Configuring SMX FAST
13:00:36:ST3_smx:INFO: chip: 7-6 34.556970 C 1177.390875 mV
13:00:36:ST3_smx:INFO: Electrons
13:00:36:ST3_smx:INFO: # loops 0
13:00:38:ST3_smx:INFO: # loops 1
13:00:39:ST3_smx:INFO: # loops 2
13:00:41:ST3_smx:INFO: Total # of broken channels: 0
13:00:41:ST3_smx:INFO: List of broken channels: []
13:00:41:ST3_smx:INFO: Total # of broken channels: 0
13:00:41:ST3_smx:INFO: List of broken channels: []
13:00:42:ST3_smx:INFO: Configuring SMX FAST
13:00:44:ST3_smx:INFO: chip: 14-7 31.389742 C 1189.190035 mV
13:00:44:ST3_smx:INFO: Electrons
13:00:44:ST3_smx:INFO: # loops 0
13:00:46:ST3_smx:INFO: # loops 1
13:00:47:ST3_smx:INFO: # loops 2
13:00:49:ST3_smx:INFO: Total # of broken channels: 0
13:00:49:ST3_smx:INFO: List of broken channels: []
13:00:49:ST3_smx:INFO: Total # of broken channels: 0
13:00:49:ST3_smx:INFO: List of broken channels: []
13:00:50:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:00:50:febtest:INFO: 01-00 | XA-000-08-002-002-007-135-05 | 25.1 | 1195.1
13:00:51:febtest:INFO: 08-01 | XA-000-08-002-001-007-061-07 | 31.4 | 1177.4
13:00:51:febtest:INFO: 03-02 | XA-000-08-002-001-007-105-05 | 25.1 | 1206.9
13:00:51:febtest:INFO: 10-03 | XA-000-08-002-001-007-057-07 | 21.9 | 1206.9
13:00:51:febtest:INFO: 05-04 | XA-000-08-002-001-007-104-05 | 21.9 | 1224.5
13:00:52:febtest:INFO: 12-05 | XA-000-08-002-001-007-062-07 | 31.4 | 1183.3
13:00:52:febtest:INFO: 07-06 | XA-000-08-002-001-007-102-05 | 34.6 | 1177.4
13:00:52:febtest:INFO: 14-07 | XA-000-08-002-001-007-053-07 | 28.2 | 1189.2
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_03_15-12_59_30
OPERATOR : Alois Alzheimer
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME :
FEB_SN : 1117
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
---------------------------------------
VI_before_Init : ['2.450', '1.4710', '1.849', '2.4720', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '1.9780', '1.850', '0.4363', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9740', '1.850', '0.3184', '0.000', '0.0000', '0.000', '0.0000']
13:00:58:ST3_Shared:INFO: Listo of operators:Robert V.;
13:01:00:ST3_Shared:INFO: Listo of operators:Oleksandr S.; Robert V.;
13:01:04:ST3_Shared:INFO: Listo of operators:Oleksandr S.; Robert V.;