Go Back
FEB_1122 11.03.24 10:58:02
Info
10:58:02:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:58:02:ST3_Shared:INFO: FEB-Sensor
10:58:02:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:58:03:ST3_ModuleSelector:INFO: L5DL300117 M5DL3B3001173B2 124 C
10:58:03:ST3_ModuleSelector:INFO: 29034
10:58:04:febtest:INFO: Testing FEB with SN 1122
10:58:07:smx_tester:INFO: Scanning setup
10:58:07:elinks:INFO: Disabling clock on downlink 0
10:58:07:elinks:INFO: Disabling clock on downlink 1
10:58:07:elinks:INFO: Disabling clock on downlink 2
10:58:07:elinks:INFO: Disabling clock on downlink 3
10:58:07:elinks:INFO: Disabling clock on downlink 4
10:58:07:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:58:07:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:07:elinks:INFO: Disabling clock on downlink 0
10:58:07:elinks:INFO: Disabling clock on downlink 1
10:58:07:elinks:INFO: Disabling clock on downlink 2
10:58:07:elinks:INFO: Disabling clock on downlink 3
10:58:07:elinks:INFO: Disabling clock on downlink 4
10:58:07:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
10:58:07:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
10:58:07:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:07:elinks:INFO: Disabling clock on downlink 0
10:58:07:elinks:INFO: Disabling clock on downlink 1
10:58:07:elinks:INFO: Disabling clock on downlink 2
10:58:07:elinks:INFO: Disabling clock on downlink 3
10:58:07:elinks:INFO: Disabling clock on downlink 4
10:58:07:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:58:07:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:07:elinks:INFO: Disabling clock on downlink 0
10:58:07:elinks:INFO: Disabling clock on downlink 1
10:58:07:elinks:INFO: Disabling clock on downlink 2
10:58:07:elinks:INFO: Disabling clock on downlink 3
10:58:07:elinks:INFO: Disabling clock on downlink 4
10:58:07:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:58:07:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:07:elinks:INFO: Disabling clock on downlink 0
10:58:07:elinks:INFO: Disabling clock on downlink 1
10:58:07:elinks:INFO: Disabling clock on downlink 2
10:58:07:elinks:INFO: Disabling clock on downlink 3
10:58:07:elinks:INFO: Disabling clock on downlink 4
10:58:07:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:58:08:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:08:setup_element:INFO: Scanning clock phase
10:58:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:58:08:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:58:08:setup_element:INFO: Clock phase scan results for group 0, downlink 1
10:58:08:setup_element:INFO: Eye window for uplink 0 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:58:08:setup_element:INFO: Eye window for uplink 1 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:58:08:setup_element:INFO: Eye window for uplink 2 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:58:08:setup_element:INFO: Eye window for uplink 3 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:58:08:setup_element:INFO: Eye window for uplink 4 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:58:08:setup_element:INFO: Eye window for uplink 5 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:58:08:setup_element:INFO: Eye window for uplink 6 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:58:08:setup_element:INFO: Eye window for uplink 7 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:58:08:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:58:08:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:58:08:setup_element:INFO: Eye window for uplink 10: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
10:58:08:setup_element:INFO: Eye window for uplink 11: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
10:58:08:setup_element:INFO: Eye window for uplink 12: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
10:58:08:setup_element:INFO: Eye window for uplink 13: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
10:58:08:setup_element:INFO: Eye window for uplink 14: ________________________________________________________________________XXXXXX__
Clock Delay: 34
10:58:08:setup_element:INFO: Eye window for uplink 15: ________________________________________________________________________XXXXXX__
Clock Delay: 34
10:58:08:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
10:58:08:setup_element:INFO: Scanning data phases
10:58:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:58:08:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:58:14:setup_element:INFO: Data phase scan results for group 0, downlink 1
10:58:14:setup_element:INFO: Eye window for uplink 0 : __________XXXXXX________________________
Data delay found: 32
10:58:14:setup_element:INFO: Eye window for uplink 1 : ______XXXXX_____________________________
Data delay found: 28
10:58:14:setup_element:INFO: Eye window for uplink 2 : _______XXXXX____________________________
Data delay found: 29
10:58:14:setup_element:INFO: Eye window for uplink 3 : ____XXXXX_______________________________
Data delay found: 26
10:58:14:setup_element:INFO: Eye window for uplink 4 : ___XXXXXX_______________________________
Data delay found: 25
10:58:14:setup_element:INFO: Eye window for uplink 5 : XXXXX_________________________________XX
Data delay found: 21
10:58:14:setup_element:INFO: Eye window for uplink 6 : XX____________________________________XX
Data delay found: 19
10:58:14:setup_element:INFO: Eye window for uplink 7 : _________________________________XXXXX__
Data delay found: 15
10:58:14:setup_element:INFO: Eye window for uplink 8 : _________________________XXXXX__________
Data delay found: 7
10:58:14:setup_element:INFO: Eye window for uplink 9 : _______________________________XXXXX____
Data delay found: 13
10:58:14:setup_element:INFO: Eye window for uplink 10: ________________________XXXXXX__________
Data delay found: 6
10:58:14:setup_element:INFO: Eye window for uplink 11: ____________________________XXXXX_______
Data delay found: 10
10:58:14:setup_element:INFO: Eye window for uplink 12: ____________________________XXXXX_______
Data delay found: 10
10:58:14:setup_element:INFO: Eye window for uplink 13: _______________________________XXXXX____
Data delay found: 13
10:58:14:setup_element:INFO: Eye window for uplink 14: ____________________________XXXXX_______
Data delay found: 10
10:58:14:setup_element:INFO: Eye window for uplink 15: ______________________________XXXXXX____
Data delay found: 12
10:58:14:setup_element:INFO: Setting the data phase to 32 for uplink 0
10:58:14:setup_element:INFO: Setting the data phase to 28 for uplink 1
10:58:14:setup_element:INFO: Setting the data phase to 29 for uplink 2
10:58:14:setup_element:INFO: Setting the data phase to 26 for uplink 3
10:58:14:setup_element:INFO: Setting the data phase to 25 for uplink 4
10:58:14:setup_element:INFO: Setting the data phase to 21 for uplink 5
10:58:14:setup_element:INFO: Setting the data phase to 19 for uplink 6
10:58:14:setup_element:INFO: Setting the data phase to 15 for uplink 7
10:58:14:setup_element:INFO: Setting the data phase to 7 for uplink 8
10:58:14:setup_element:INFO: Setting the data phase to 13 for uplink 9
10:58:14:setup_element:INFO: Setting the data phase to 6 for uplink 10
10:58:14:setup_element:INFO: Setting the data phase to 10 for uplink 11
10:58:14:setup_element:INFO: Setting the data phase to 10 for uplink 12
10:58:14:setup_element:INFO: Setting the data phase to 13 for uplink 13
10:58:14:setup_element:INFO: Setting the data phase to 10 for uplink 14
10:58:14:setup_element:INFO: Setting the data phase to 12 for uplink 15
10:58:14:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXX__
Uplink 1: _______________________________________________________________________XXXXXXX__
Uplink 2: ______________________________________________________________________XXXXXXX___
Uplink 3: ______________________________________________________________________XXXXXXX___
Uplink 4: _______________________________________________________________________XXXXXXX__
Uplink 5: _______________________________________________________________________XXXXXXX__
Uplink 6: _______________________________________________________________________XXXXXX___
Uplink 7: _______________________________________________________________________XXXXXX___
Uplink 8: ______________________________________________________________________XXXXXXX___
Uplink 9: ______________________________________________________________________XXXXXXX___
Uplink 10: ____________________________________________________________________XXXXXXXX____
Uplink 11: ____________________________________________________________________XXXXXXXX____
Uplink 12: ______________________________________________________________________XXXXXXXXX_
Uplink 13: ______________________________________________________________________XXXXXXXXX_
Uplink 14: ________________________________________________________________________XXXXXX__
Uplink 15: ________________________________________________________________________XXXXXX__
Data phase characteristics:
Uplink 0:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 1:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 2:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 3:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 4:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 5:
Optimal Phase: 21
Window Length: 33
Eye Window: XXXXX_________________________________XX
Uplink 6:
Optimal Phase: 19
Window Length: 36
Eye Window: XX____________________________________XX
Uplink 7:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 8:
Optimal Phase: 7
Window Length: 35
Eye Window: _________________________XXXXX__________
Uplink 9:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 10:
Optimal Phase: 6
Window Length: 34
Eye Window: ________________________XXXXXX__________
Uplink 11:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 12:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 13:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 14:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 34
Eye Window: ______________________________XXXXXX____
]
10:58:14:setup_element:INFO: Beginning SMX ASICs map scan
10:58:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:58:14:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:58:14:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:58:14:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:58:14:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
10:58:14:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
10:58:14:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
10:58:14:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
10:58:14:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
10:58:14:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
10:58:14:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
10:58:14:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
10:58:14:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
10:58:14:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
10:58:14:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
10:58:15:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
10:58:15:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
10:58:15:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
10:58:15:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
10:58:15:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
10:58:15:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
10:58:16:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXX__
Uplink 1: _______________________________________________________________________XXXXXXX__
Uplink 2: ______________________________________________________________________XXXXXXX___
Uplink 3: ______________________________________________________________________XXXXXXX___
Uplink 4: _______________________________________________________________________XXXXXXX__
Uplink 5: _______________________________________________________________________XXXXXXX__
Uplink 6: _______________________________________________________________________XXXXXX___
Uplink 7: _______________________________________________________________________XXXXXX___
Uplink 8: ______________________________________________________________________XXXXXXX___
Uplink 9: ______________________________________________________________________XXXXXXX___
Uplink 10: ____________________________________________________________________XXXXXXXX____
Uplink 11: ____________________________________________________________________XXXXXXXX____
Uplink 12: ______________________________________________________________________XXXXXXXXX_
Uplink 13: ______________________________________________________________________XXXXXXXXX_
Uplink 14: ________________________________________________________________________XXXXXX__
Uplink 15: ________________________________________________________________________XXXXXX__
Data phase characteristics:
Uplink 0:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 1:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 2:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 3:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 4:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 5:
Optimal Phase: 21
Window Length: 33
Eye Window: XXXXX_________________________________XX
Uplink 6:
Optimal Phase: 19
Window Length: 36
Eye Window: XX____________________________________XX
Uplink 7:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 8:
Optimal Phase: 7
Window Length: 35
Eye Window: _________________________XXXXX__________
Uplink 9:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 10:
Optimal Phase: 6
Window Length: 34
Eye Window: ________________________XXXXXX__________
Uplink 11:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 12:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 13:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 14:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 34
Eye Window: ______________________________XXXXXX____
10:58:16:setup_element:INFO: Performing Elink synchronization
10:58:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:58:16:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:58:16:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:58:16:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:58:16:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
10:58:16:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
10:58:17:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
10:58:18:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:58:18:febtest:INFO: 01-00 | XA-000-08-002-000-004-082-10 | 28.2 | 1201.0
10:58:18:febtest:INFO: 08-01 | XA-000-08-002-000-004-072-13 | 34.6 | 1189.2
10:58:18:febtest:INFO: 03-02 | XA-000-08-002-000-004-077-13 | 18.7 | 1242.0
10:58:19:febtest:INFO: 10-03 | XA-000-08-002-000-004-076-13 | 25.1 | 1230.3
10:58:19:febtest:INFO: 05-04 | XA-000-08-002-000-004-073-13 | 15.6 | 1247.9
10:58:19:febtest:INFO: 12-05 | XA-000-08-002-000-004-081-10 | 31.4 | 1201.0
10:58:19:febtest:INFO: 07-06 | XA-000-08-002-000-004-109-03 | 34.6 | 1195.1
10:58:19:febtest:INFO: 14-07 | XA-000-08-002-000-004-071-13 | 31.4 | 1201.0
10:58:20:ST3_smx:INFO: Configuring SMX FAST
10:58:22:ST3_smx:INFO: chip: 1-0 34.556970 C 1183.292940 mV
10:58:22:ST3_smx:INFO: Electrons
10:58:22:ST3_smx:INFO: # loops 0
10:58:24:ST3_smx:INFO: # loops 1
10:58:25:ST3_smx:INFO: # loops 2
10:58:27:ST3_smx:INFO: # loops 3
10:58:29:ST3_smx:INFO: # loops 4
10:58:30:ST3_smx:INFO: Total # of broken channels: 0
10:58:30:ST3_smx:INFO: List of broken channels: []
10:58:30:ST3_smx:INFO: Total # of broken channels: 0
10:58:30:ST3_smx:INFO: List of broken channels: []
10:58:31:ST3_smx:INFO: Configuring SMX FAST
10:58:33:ST3_smx:INFO: chip: 8-1 31.389742 C 1200.969315 mV
10:58:33:ST3_smx:INFO: Electrons
10:58:33:ST3_smx:INFO: # loops 0
10:58:35:ST3_smx:INFO: # loops 1
10:58:37:ST3_smx:INFO: # loops 2
10:58:38:ST3_smx:INFO: # loops 3
10:58:40:ST3_smx:INFO: # loops 4
10:58:41:ST3_smx:INFO: Total # of broken channels: 0
10:58:41:ST3_smx:INFO: List of broken channels: []
10:58:41:ST3_smx:INFO: Total # of broken channels: 0
10:58:41:ST3_smx:INFO: List of broken channels: []
10:58:42:ST3_smx:INFO: Configuring SMX FAST
10:58:44:ST3_smx:INFO: chip: 3-2 31.389742 C 1200.969315 mV
10:58:44:ST3_smx:INFO: Electrons
10:58:44:ST3_smx:INFO: # loops 0
10:58:46:ST3_smx:INFO: # loops 1
10:58:48:ST3_smx:INFO: # loops 2
10:58:49:ST3_smx:INFO: # loops 3
10:58:51:ST3_smx:INFO: # loops 4
10:58:53:ST3_smx:INFO: Total # of broken channels: 0
10:58:53:ST3_smx:INFO: List of broken channels: []
10:58:53:ST3_smx:INFO: Total # of broken channels: 1
10:58:53:ST3_smx:INFO: List of broken channels: [28]
10:58:54:ST3_smx:INFO: Configuring SMX FAST
10:58:56:ST3_smx:INFO: chip: 10-3 28.225000 C 1224.468235 mV
10:58:56:ST3_smx:INFO: Electrons
10:58:56:ST3_smx:INFO: # loops 0
10:58:57:ST3_smx:INFO: # loops 1
10:58:59:ST3_smx:INFO: # loops 2
10:59:01:ST3_smx:INFO: # loops 3
10:59:02:ST3_smx:INFO: # loops 4
10:59:04:ST3_smx:INFO: Total # of broken channels: 0
10:59:04:ST3_smx:INFO: List of broken channels: []
10:59:04:ST3_smx:INFO: Total # of broken channels: 0
10:59:04:ST3_smx:INFO: List of broken channels: []
10:59:05:ST3_smx:INFO: Configuring SMX FAST
10:59:07:ST3_smx:INFO: chip: 5-4 25.062742 C 1224.468235 mV
10:59:07:ST3_smx:INFO: Electrons
10:59:07:ST3_smx:INFO: # loops 0
10:59:08:ST3_smx:INFO: # loops 1
10:59:10:ST3_smx:INFO: # loops 2
10:59:12:ST3_smx:INFO: # loops 3
10:59:13:ST3_smx:INFO: # loops 4
10:59:15:ST3_smx:INFO: Total # of broken channels: 0
10:59:15:ST3_smx:INFO: List of broken channels: []
10:59:15:ST3_smx:INFO: Total # of broken channels: 0
10:59:15:ST3_smx:INFO: List of broken channels: []
10:59:16:ST3_smx:INFO: Configuring SMX FAST
10:59:18:ST3_smx:INFO: chip: 12-5 25.062742 C 1218.600960 mV
10:59:18:ST3_smx:INFO: Electrons
10:59:18:ST3_smx:INFO: # loops 0
10:59:20:ST3_smx:INFO: # loops 1
10:59:21:ST3_smx:INFO: # loops 2
10:59:23:ST3_smx:INFO: # loops 3
10:59:25:ST3_smx:INFO: # loops 4
10:59:26:ST3_smx:INFO: Total # of broken channels: 0
10:59:26:ST3_smx:INFO: List of broken channels: []
10:59:26:ST3_smx:INFO: Total # of broken channels: 1
10:59:26:ST3_smx:INFO: List of broken channels: [72]
10:59:27:ST3_smx:INFO: Configuring SMX FAST
10:59:29:ST3_smx:INFO: chip: 7-6 34.556970 C 1200.969315 mV
10:59:29:ST3_smx:INFO: Electrons
10:59:29:ST3_smx:INFO: # loops 0
10:59:31:ST3_smx:INFO: # loops 1
10:59:32:ST3_smx:INFO: # loops 2
10:59:34:ST3_smx:INFO: # loops 3
10:59:36:ST3_smx:INFO: # loops 4
10:59:37:ST3_smx:INFO: Total # of broken channels: 0
10:59:37:ST3_smx:INFO: List of broken channels: []
10:59:37:ST3_smx:INFO: Total # of broken channels: 0
10:59:37:ST3_smx:INFO: List of broken channels: []
10:59:38:ST3_smx:INFO: Configuring SMX FAST
10:59:40:ST3_smx:INFO: chip: 14-7 34.556970 C 1195.082160 mV
10:59:40:ST3_smx:INFO: Electrons
10:59:40:ST3_smx:INFO: # loops 0
10:59:42:ST3_smx:INFO: # loops 1
10:59:43:ST3_smx:INFO: # loops 2
10:59:45:ST3_smx:INFO: # loops 3
10:59:47:ST3_smx:INFO: # loops 4
10:59:48:ST3_smx:INFO: Total # of broken channels: 0
10:59:48:ST3_smx:INFO: List of broken channels: []
10:59:48:ST3_smx:INFO: Total # of broken channels: 0
10:59:48:ST3_smx:INFO: List of broken channels: []
10:59:49:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:59:50:febtest:INFO: 01-00 | XA-000-08-002-000-004-082-10 | 34.6 | 1183.3
10:59:50:febtest:INFO: 08-01 | XA-000-08-002-000-004-072-13 | 31.4 | 1206.9
10:59:50:febtest:INFO: 03-02 | XA-000-08-002-000-004-077-13 | 31.4 | 1201.0
10:59:50:febtest:INFO: 10-03 | XA-000-08-002-000-004-076-13 | 28.2 | 1224.5
10:59:50:febtest:INFO: 05-04 | XA-000-08-002-000-004-073-13 | 25.1 | 1224.5
10:59:51:febtest:INFO: 12-05 | XA-000-08-002-000-004-081-10 | 28.2 | 1224.5
10:59:51:febtest:INFO: 07-06 | XA-000-08-002-000-004-109-03 | 34.6 | 1201.0
10:59:51:febtest:INFO: 14-07 | XA-000-08-002-000-004-071-13 | 34.6 | 1195.1
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_03_11-10_58_02
OPERATOR : Oleksandr S.;
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L5DL300117 M5DL3B3001173B2 124 C
FEB_SN : 1122
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
SENSOR_ID: 29034
MODULE_NAME: L5DL300117 M5DL3B3001173B2 124 C
MODULE_TYPE:
MODULE_LADDER:
MODULE_MODULE:
MODULE_SIZE: 0
MODULE_GRADE:
---------------------------------------
VI_before_Init : ['2.450', '1.8410', '1.850', '0.4799', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '1.9720', '1.850', '0.4254', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9670', '1.850', '0.3186', '0.000', '0.0000', '0.000', '0.0000']