Go Back
FEB_1123 29.02.24 21:20:58
Info
21:20:58:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
21:20:58:ST3_Shared:INFO: FEB-ASIC
21:20:58:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
21:20:59:febtest:INFO: Testing FEB with SN 1123
21:21:01:smx_tester:INFO: Scanning setup
21:21:01:elinks:INFO: Disabling clock on downlink 0
21:21:01:elinks:INFO: Disabling clock on downlink 1
21:21:01:elinks:INFO: Disabling clock on downlink 2
21:21:01:elinks:INFO: Disabling clock on downlink 3
21:21:01:elinks:INFO: Disabling clock on downlink 4
21:21:01:setup_element:INFO: Checking SOS, encoding_mode: SOS
21:21:01:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
21:21:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
21:21:02:elinks:INFO: Disabling clock on downlink 0
21:21:02:elinks:INFO: Disabling clock on downlink 1
21:21:02:elinks:INFO: Disabling clock on downlink 2
21:21:02:elinks:INFO: Disabling clock on downlink 3
21:21:02:elinks:INFO: Disabling clock on downlink 4
21:21:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
21:21:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
21:21:02:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
21:21:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
21:21:02:elinks:INFO: Disabling clock on downlink 0
21:21:02:elinks:INFO: Disabling clock on downlink 1
21:21:02:elinks:INFO: Disabling clock on downlink 2
21:21:02:elinks:INFO: Disabling clock on downlink 3
21:21:02:elinks:INFO: Disabling clock on downlink 4
21:21:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
21:21:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
21:21:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
21:21:02:elinks:INFO: Disabling clock on downlink 0
21:21:02:elinks:INFO: Disabling clock on downlink 1
21:21:02:elinks:INFO: Disabling clock on downlink 2
21:21:02:elinks:INFO: Disabling clock on downlink 3
21:21:02:elinks:INFO: Disabling clock on downlink 4
21:21:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
21:21:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
21:21:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
21:21:02:elinks:INFO: Disabling clock on downlink 0
21:21:02:elinks:INFO: Disabling clock on downlink 1
21:21:02:elinks:INFO: Disabling clock on downlink 2
21:21:02:elinks:INFO: Disabling clock on downlink 3
21:21:02:elinks:INFO: Disabling clock on downlink 4
21:21:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
21:21:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
21:21:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
21:21:02:setup_element:INFO: Scanning clock phase
21:21:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
21:21:02:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
21:21:03:setup_element:INFO: Clock phase scan results for group 0, downlink 1
21:21:03:setup_element:INFO: Eye window for uplink 0 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
21:21:03:setup_element:INFO: Eye window for uplink 1 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
21:21:03:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 4 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 5 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 6 : ________________________________________________________________________XXXXXX__
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 7 : ________________________________________________________________________XXXXXX__
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
21:21:03:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
21:21:03:setup_element:INFO: Eye window for uplink 10: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 11: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 12: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
21:21:03:setup_element:INFO: Eye window for uplink 13: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
21:21:03:setup_element:INFO: Eye window for uplink 14: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
21:21:03:setup_element:INFO: Eye window for uplink 15: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
21:21:03:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 1
21:21:03:setup_element:INFO: Scanning data phases
21:21:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
21:21:03:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
21:21:08:setup_element:INFO: Data phase scan results for group 0, downlink 1
21:21:08:setup_element:INFO: Eye window for uplink 0 : ____________XXXXX_______________________
Data delay found: 34
21:21:08:setup_element:INFO: Eye window for uplink 1 : _______XXXXXX___________________________
Data delay found: 29
21:21:08:setup_element:INFO: Eye window for uplink 2 : ______XXXXX_____________________________
Data delay found: 28
21:21:08:setup_element:INFO: Eye window for uplink 3 : ___XXXXX________________________________
Data delay found: 25
21:21:08:setup_element:INFO: Eye window for uplink 4 : ______XXXXX_____________________________
Data delay found: 28
21:21:08:setup_element:INFO: Eye window for uplink 5 : __XXXXX_________________________________
Data delay found: 24
21:21:08:setup_element:INFO: Eye window for uplink 6 : XXX___________________________________XX
Data delay found: 20
21:21:08:setup_element:INFO: Eye window for uplink 7 : __________________________________XXXXX_
Data delay found: 16
21:21:08:setup_element:INFO: Eye window for uplink 8 : _________________________XXXXX__________
Data delay found: 7
21:21:08:setup_element:INFO: Eye window for uplink 9 : ______________________________XXXXX_____
Data delay found: 12
21:21:08:setup_element:INFO: Eye window for uplink 10: ____________________________XXXXX_______
Data delay found: 10
21:21:08:setup_element:INFO: Eye window for uplink 11: ________________________________XXXXXX__
Data delay found: 14
21:21:08:setup_element:INFO: Eye window for uplink 12: __________________________XXXXX_____XXXX
Data delay found: 12
21:21:08:setup_element:INFO: Eye window for uplink 13: _____________________________XXXXX__XXXX
Data delay found: 14
21:21:08:setup_element:INFO: Eye window for uplink 14: ____________________________XXXXX_______
Data delay found: 10
21:21:08:setup_element:INFO: Eye window for uplink 15: ______________________________XXXXX_____
Data delay found: 12
21:21:08:setup_element:INFO: Setting the data phase to 34 for uplink 0
21:21:08:setup_element:INFO: Setting the data phase to 29 for uplink 1
21:21:08:setup_element:INFO: Setting the data phase to 28 for uplink 2
21:21:08:setup_element:INFO: Setting the data phase to 25 for uplink 3
21:21:08:setup_element:INFO: Setting the data phase to 28 for uplink 4
21:21:08:setup_element:INFO: Setting the data phase to 24 for uplink 5
21:21:08:setup_element:INFO: Setting the data phase to 20 for uplink 6
21:21:08:setup_element:INFO: Setting the data phase to 16 for uplink 7
21:21:08:setup_element:INFO: Setting the data phase to 7 for uplink 8
21:21:08:setup_element:INFO: Setting the data phase to 12 for uplink 9
21:21:08:setup_element:INFO: Setting the data phase to 10 for uplink 10
21:21:08:setup_element:INFO: Setting the data phase to 14 for uplink 11
21:21:08:setup_element:INFO: Setting the data phase to 12 for uplink 12
21:21:08:setup_element:INFO: Setting the data phase to 14 for uplink 13
21:21:08:setup_element:INFO: Setting the data phase to 10 for uplink 14
21:21:08:setup_element:INFO: Setting the data phase to 12 for uplink 15
21:21:08:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 71
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXX_
Uplink 1: ________________________________________________________________________XXXXXXX_
Uplink 2: _______________________________________________________________________XXXXXXX__
Uplink 3: _______________________________________________________________________XXXXXXX__
Uplink 4: _______________________________________________________________________XXXXXXXX_
Uplink 5: _______________________________________________________________________XXXXXXXX_
Uplink 6: ________________________________________________________________________XXXXXX__
Uplink 7: ________________________________________________________________________XXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: _______________________________________________________________________XXXXXXXX_
Uplink 11: _______________________________________________________________________XXXXXXXX_
Uplink 12: ______________________________________________________________________XXXXXXX___
Uplink 13: ______________________________________________________________________XXXXXXX___
Uplink 14: _______________________________________________________________________XXXXXXX__
Uplink 15: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 0:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 1:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 2:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 3:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 4:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 5:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 7
Window Length: 35
Eye Window: _________________________XXXXX__________
Uplink 9:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 10:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 11:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 12:
Optimal Phase: 12
Window Length: 26
Eye Window: __________________________XXXXX_____XXXX
Uplink 13:
Optimal Phase: 14
Window Length: 29
Eye Window: _____________________________XXXXX__XXXX
Uplink 14:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
]
21:21:08:setup_element:INFO: Beginning SMX ASICs map scan
21:21:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
21:21:08:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
21:21:08:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
21:21:08:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
21:21:08:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
21:21:08:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
21:21:09:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
21:21:09:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
21:21:09:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
21:21:09:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
21:21:09:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
21:21:09:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
21:21:09:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
21:21:09:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
21:21:09:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
21:21:09:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
21:21:09:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
21:21:10:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
21:21:10:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
21:21:10:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
21:21:10:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
21:21:11:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 71
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXX_
Uplink 1: ________________________________________________________________________XXXXXXX_
Uplink 2: _______________________________________________________________________XXXXXXX__
Uplink 3: _______________________________________________________________________XXXXXXX__
Uplink 4: _______________________________________________________________________XXXXXXXX_
Uplink 5: _______________________________________________________________________XXXXXXXX_
Uplink 6: ________________________________________________________________________XXXXXX__
Uplink 7: ________________________________________________________________________XXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: _______________________________________________________________________XXXXXXXX_
Uplink 11: _______________________________________________________________________XXXXXXXX_
Uplink 12: ______________________________________________________________________XXXXXXX___
Uplink 13: ______________________________________________________________________XXXXXXX___
Uplink 14: _______________________________________________________________________XXXXXXX__
Uplink 15: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 0:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 1:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 2:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 3:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 4:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 5:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 7
Window Length: 35
Eye Window: _________________________XXXXX__________
Uplink 9:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 10:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 11:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 12:
Optimal Phase: 12
Window Length: 26
Eye Window: __________________________XXXXX_____XXXX
Uplink 13:
Optimal Phase: 14
Window Length: 29
Eye Window: _____________________________XXXXX__XXXX
Uplink 14:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
21:21:11:setup_element:INFO: Performing Elink synchronization
21:21:11:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
21:21:11:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
21:21:11:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
21:21:11:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
21:21:11:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
21:21:11:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
21:21:11:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
21:21:13:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
21:21:13:febtest:INFO: 01-00 | XA-000-08-002-001-006-160-07 | 31.4 | 1195.1
21:21:13:febtest:INFO: 08-01 | XA-000-08-002-001-006-165-07 | 31.4 | 1206.9
21:21:14:febtest:INFO: 03-02 | XA-000-08-002-001-006-175-07 | 18.7 | 1242.0
21:21:14:febtest:INFO: 10-03 | XA-000-08-002-001-006-179-00 | 34.6 | 1189.2
21:21:14:febtest:INFO: 05-04 | XA-000-08-002-001-006-178-00 | 34.6 | 1189.2
21:21:14:febtest:INFO: 12-05 | XA-000-08-002-001-006-174-07 | 6.1 | 1300.3
21:21:15:febtest:INFO: 07-06 | XA-000-08-002-001-006-167-07 | 28.2 | 1212.7
21:21:15:febtest:INFO: 14-07 | XA-000-08-002-001-006-162-07 | 28.2 | 1224.5
21:21:15:ST3_smx:INFO: Configuring SMX FAST
21:21:17:ST3_smx:INFO: chip: 1-0 37.726682 C 1177.390875 mV
21:21:17:ST3_smx:INFO: Electrons
21:21:17:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:19:ST3_smx:INFO: ----> Checking Analog response
21:21:19:ST3_smx:INFO: ----> Checking broken channels
21:21:20:ST3_smx:INFO: Total # broken ch: 0
21:21:20:ST3_smx:INFO: List FAST: []
21:21:20:ST3_smx:INFO: List SLOW: []
21:21:20:ST3_smx:INFO: Holes
21:21:20:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:22:ST3_smx:INFO: ----> Checking Analog response
21:21:22:ST3_smx:INFO: ----> Checking broken channels
21:21:22:ST3_smx:INFO: Total # broken ch: 0
21:21:22:ST3_smx:INFO: List FAST: []
21:21:22:ST3_smx:INFO: List SLOW: []
21:21:23:ST3_smx:INFO: Configuring SMX FAST
21:21:24:ST3_smx:INFO: chip: 8-1 37.726682 C 1189.190035 mV
21:21:24:ST3_smx:INFO: Electrons
21:21:24:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:26:ST3_smx:INFO: ----> Checking Analog response
21:21:26:ST3_smx:INFO: ----> Checking broken channels
21:21:27:ST3_smx:INFO: Total # broken ch: 0
21:21:27:ST3_smx:INFO: List FAST: []
21:21:27:ST3_smx:INFO: List SLOW: []
21:21:27:ST3_smx:INFO: Holes
21:21:27:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:29:ST3_smx:INFO: ----> Checking Analog response
21:21:29:ST3_smx:INFO: ----> Checking broken channels
21:21:29:ST3_smx:INFO: Total # broken ch: 0
21:21:29:ST3_smx:INFO: List FAST: []
21:21:29:ST3_smx:INFO: List SLOW: []
21:21:30:ST3_smx:INFO: Configuring SMX FAST
21:21:31:ST3_smx:INFO: chip: 3-2 21.902970 C 1230.330540 mV
21:21:31:ST3_smx:INFO: Electrons
21:21:31:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:33:ST3_smx:INFO: ----> Checking Analog response
21:21:33:ST3_smx:INFO: ----> Checking broken channels
21:21:34:ST3_smx:INFO: Total # broken ch: 0
21:21:34:ST3_smx:INFO: List FAST: []
21:21:34:ST3_smx:INFO: List SLOW: []
21:21:34:ST3_smx:INFO: Holes
21:21:34:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:36:ST3_smx:INFO: ----> Checking Analog response
21:21:36:ST3_smx:INFO: ----> Checking broken channels
21:21:36:ST3_smx:INFO: Total # broken ch: 0
21:21:36:ST3_smx:INFO: List FAST: []
21:21:36:ST3_smx:INFO: List SLOW: []
21:21:36:ST3_smx:INFO: Configuring SMX FAST
21:21:38:ST3_smx:INFO: chip: 10-3 37.726682 C 1189.190035 mV
21:21:38:ST3_smx:INFO: Electrons
21:21:38:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:40:ST3_smx:INFO: ----> Checking Analog response
21:21:40:ST3_smx:INFO: ----> Checking broken channels
21:21:41:ST3_smx:INFO: Total # broken ch: 0
21:21:41:ST3_smx:INFO: List FAST: []
21:21:41:ST3_smx:INFO: List SLOW: []
21:21:41:ST3_smx:INFO: Holes
21:21:41:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:43:ST3_smx:INFO: ----> Checking Analog response
21:21:43:ST3_smx:INFO: ----> Checking broken channels
21:21:43:ST3_smx:INFO: Total # broken ch: 0
21:21:43:ST3_smx:INFO: List FAST: []
21:21:43:ST3_smx:INFO: List SLOW: []
21:21:44:ST3_smx:INFO: Configuring SMX FAST
21:21:46:ST3_smx:INFO: chip: 5-4 37.726682 C 1183.292940 mV
21:21:46:ST3_smx:INFO: Electrons
21:21:46:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:48:ST3_smx:INFO: ----> Checking Analog response
21:21:48:ST3_smx:INFO: ----> Checking broken channels
21:21:48:ST3_smx:INFO: Total # broken ch: 0
21:21:48:ST3_smx:INFO: List FAST: []
21:21:48:ST3_smx:INFO: List SLOW: []
21:21:48:ST3_smx:INFO: Holes
21:21:48:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:50:ST3_smx:INFO: ----> Checking Analog response
21:21:50:ST3_smx:INFO: ----> Checking broken channels
21:21:50:ST3_smx:INFO: Total # broken ch: 0
21:21:50:ST3_smx:INFO: List FAST: []
21:21:50:ST3_smx:INFO: List SLOW: []
21:21:51:ST3_smx:INFO: Configuring SMX FAST
21:21:53:ST3_smx:INFO: chip: 12-5 18.745682 C 1259.567515 mV
21:21:53:ST3_smx:INFO: Electrons
21:21:53:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:55:ST3_smx:INFO: ----> Checking Analog response
21:21:55:ST3_smx:INFO: ----> Checking broken channels
21:21:55:ST3_smx:INFO: Total # broken ch: 0
21:21:55:ST3_smx:INFO: List FAST: []
21:21:55:ST3_smx:INFO: List SLOW: []
21:21:55:ST3_smx:INFO: Holes
21:21:55:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:21:57:ST3_smx:INFO: ----> Checking Analog response
21:21:57:ST3_smx:INFO: ----> Checking broken channels
21:21:58:ST3_smx:INFO: Total # broken ch: 0
21:21:58:ST3_smx:INFO: List FAST: []
21:21:58:ST3_smx:INFO: List SLOW: []
21:21:58:ST3_smx:INFO: Configuring SMX FAST
21:22:00:ST3_smx:INFO: chip: 7-6 28.225000 C 1212.728715 mV
21:22:00:ST3_smx:INFO: Electrons
21:22:00:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:22:02:ST3_smx:INFO: ----> Checking Analog response
21:22:02:ST3_smx:INFO: ----> Checking broken channels
21:22:02:ST3_smx:INFO: Total # broken ch: 0
21:22:02:ST3_smx:INFO: List FAST: []
21:22:02:ST3_smx:INFO: List SLOW: []
21:22:02:ST3_smx:INFO: Holes
21:22:02:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:22:04:ST3_smx:INFO: ----> Checking Analog response
21:22:04:ST3_smx:INFO: ----> Checking broken channels
21:22:05:ST3_smx:INFO: Total # broken ch: 0
21:22:05:ST3_smx:INFO: List FAST: []
21:22:05:ST3_smx:INFO: List SLOW: []
21:22:05:ST3_smx:INFO: Configuring SMX FAST
21:22:07:ST3_smx:INFO: chip: 14-7 25.062742 C 1236.187875 mV
21:22:07:ST3_smx:INFO: Electrons
21:22:07:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:22:09:ST3_smx:INFO: ----> Checking Analog response
21:22:09:ST3_smx:INFO: ----> Checking broken channels
21:22:09:ST3_smx:INFO: Total # broken ch: 0
21:22:09:ST3_smx:INFO: List FAST: []
21:22:09:ST3_smx:INFO: List SLOW: []
21:22:09:ST3_smx:INFO: Holes
21:22:09:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
21:22:11:ST3_smx:INFO: ----> Checking Analog response
21:22:11:ST3_smx:INFO: ----> Checking broken channels
21:22:12:ST3_smx:INFO: Total # broken ch: 0
21:22:12:ST3_smx:INFO: List FAST: []
21:22:12:ST3_smx:INFO: List SLOW: []
21:22:12:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
21:22:13:febtest:INFO: 01-00 | XA-000-08-002-001-006-160-07 | 37.7 | 1177.4
21:22:13:febtest:INFO: 08-01 | XA-000-08-002-001-006-165-07 | 37.7 | 1189.2
21:22:13:febtest:INFO: 03-02 | XA-000-08-002-001-006-175-07 | 25.1 | 1230.3
21:22:13:febtest:INFO: 10-03 | XA-000-08-002-001-006-179-00 | 37.7 | 1189.2
21:22:14:febtest:INFO: 05-04 | XA-000-08-002-001-006-178-00 | 37.7 | 1183.3
21:22:14:febtest:INFO: 12-05 | XA-000-08-002-001-006-174-07 | 18.7 | 1259.6
21:22:14:febtest:INFO: 07-06 | XA-000-08-002-001-006-167-07 | 31.4 | 1212.7
21:22:14:febtest:INFO: 14-07 | XA-000-08-002-001-006-162-07 | 28.2 | 1230.3
############################################################
# S U M M A R Y #
############################################################
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-ASIC
TEST_DATE : 24_02_29-21_20_58
OPERATOR : Alois Alzheimer
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME :
FEB_SN : 1123
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
MODULE_NAME
---------------------------------------
VI_before_Init : ['2.451', '1.8200', '1.850', '2.2780', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '1.9680', '1.850', '0.4427', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9650', '1.850', '0.3108', '0.000', '0.0000', '0.000', '0.0000']
21:22:19:ST3_Shared:INFO: Listo of operators:Irakli K.;