Go Back
FEB_1147 11.04.24 10:09:16
Info
10:09:16:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:09:16:ST3_Shared:INFO: FEB-Microcable
10:09:16:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:09:17:febtest:INFO: Testing FEB with SN 1147
10:09:20:smx_tester:INFO: Scanning setup
10:09:20:elinks:INFO: Disabling clock on downlink 0
10:09:20:elinks:INFO: Disabling clock on downlink 1
10:09:20:elinks:INFO: Disabling clock on downlink 2
10:09:20:elinks:INFO: Disabling clock on downlink 3
10:09:20:elinks:INFO: Disabling clock on downlink 4
10:09:20:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:09:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:09:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:09:20:elinks:INFO: Disabling clock on downlink 0
10:09:20:elinks:INFO: Disabling clock on downlink 1
10:09:20:elinks:INFO: Disabling clock on downlink 2
10:09:20:elinks:INFO: Disabling clock on downlink 3
10:09:20:elinks:INFO: Disabling clock on downlink 4
10:09:20:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:09:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
10:09:20:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
10:09:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:09:20:elinks:INFO: Disabling clock on downlink 0
10:09:20:elinks:INFO: Disabling clock on downlink 1
10:09:20:elinks:INFO: Disabling clock on downlink 2
10:09:20:elinks:INFO: Disabling clock on downlink 3
10:09:20:elinks:INFO: Disabling clock on downlink 4
10:09:20:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:09:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:09:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:09:20:elinks:INFO: Disabling clock on downlink 0
10:09:20:elinks:INFO: Disabling clock on downlink 1
10:09:20:elinks:INFO: Disabling clock on downlink 2
10:09:20:elinks:INFO: Disabling clock on downlink 3
10:09:20:elinks:INFO: Disabling clock on downlink 4
10:09:20:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:09:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:09:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:09:20:elinks:INFO: Disabling clock on downlink 0
10:09:20:elinks:INFO: Disabling clock on downlink 1
10:09:20:elinks:INFO: Disabling clock on downlink 2
10:09:20:elinks:INFO: Disabling clock on downlink 3
10:09:20:elinks:INFO: Disabling clock on downlink 4
10:09:20:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:09:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:09:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:09:21:setup_element:INFO: Scanning clock phase
10:09:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:09:21:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:09:21:setup_element:INFO: Clock phase scan results for group 0, downlink 1
10:09:21:setup_element:INFO: Eye window for uplink 0 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:09:21:setup_element:INFO: Eye window for uplink 1 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:09:21:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:09:21:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:09:21:setup_element:INFO: Eye window for uplink 4 : ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
10:09:21:setup_element:INFO: Eye window for uplink 5 : ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
10:09:21:setup_element:INFO: Eye window for uplink 6 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:09:21:setup_element:INFO: Eye window for uplink 7 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:09:21:setup_element:INFO: Eye window for uplink 8 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:09:21:setup_element:INFO: Eye window for uplink 9 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:09:21:setup_element:INFO: Eye window for uplink 10: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
10:09:21:setup_element:INFO: Eye window for uplink 11: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
10:09:21:setup_element:INFO: Eye window for uplink 12: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:09:21:setup_element:INFO: Eye window for uplink 13: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:09:21:setup_element:INFO: Eye window for uplink 14: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:09:21:setup_element:INFO: Eye window for uplink 15: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:09:21:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
10:09:21:setup_element:INFO: Scanning data phases
10:09:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:09:21:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:09:27:setup_element:INFO: Data phase scan results for group 0, downlink 1
10:09:27:setup_element:INFO: Eye window for uplink 0 : _____________XXXXX______________________
Data delay found: 35
10:09:27:setup_element:INFO: Eye window for uplink 1 : _________XXXXX__________________________
Data delay found: 31
10:09:27:setup_element:INFO: Eye window for uplink 2 : ________XXXXXX__________________________
Data delay found: 30
10:09:27:setup_element:INFO: Eye window for uplink 3 : _____XXXXXX_____________________________
Data delay found: 27
10:09:27:setup_element:INFO: Eye window for uplink 4 : ______XXXXX_____________________________
Data delay found: 28
10:09:27:setup_element:INFO: Eye window for uplink 5 : __XXXXX_________________________________
Data delay found: 24
10:09:27:setup_element:INFO: Eye window for uplink 6 : _XXXX___________________________________
Data delay found: 22
10:09:27:setup_element:INFO: Eye window for uplink 7 : XX__________________________________XXXX
Data delay found: 18
10:09:27:setup_element:INFO: Eye window for uplink 8 : __________________________XXXX__________
Data delay found: 7
10:09:27:setup_element:INFO: Eye window for uplink 9 : _______________________________XXXXX____
Data delay found: 13
10:09:27:setup_element:INFO: Eye window for uplink 10: ___________________________XXXXX________
Data delay found: 9
10:09:27:setup_element:INFO: Eye window for uplink 11: _______________________________XXXX_____
Data delay found: 12
10:09:27:setup_element:INFO: Eye window for uplink 12: ____________________________XXXXX_______
Data delay found: 10
10:09:27:setup_element:INFO: Eye window for uplink 13: _______________________________XXXXX____
Data delay found: 13
10:09:27:setup_element:INFO: Eye window for uplink 14: ____________________________XXXXX_______
Data delay found: 10
10:09:27:setup_element:INFO: Eye window for uplink 15: ______________________________XXXXX_____
Data delay found: 12
10:09:27:setup_element:INFO: Setting the data phase to 35 for uplink 0
10:09:27:setup_element:INFO: Setting the data phase to 31 for uplink 1
10:09:27:setup_element:INFO: Setting the data phase to 30 for uplink 2
10:09:27:setup_element:INFO: Setting the data phase to 27 for uplink 3
10:09:27:setup_element:INFO: Setting the data phase to 28 for uplink 4
10:09:27:setup_element:INFO: Setting the data phase to 24 for uplink 5
10:09:27:setup_element:INFO: Setting the data phase to 22 for uplink 6
10:09:27:setup_element:INFO: Setting the data phase to 18 for uplink 7
10:09:27:setup_element:INFO: Setting the data phase to 7 for uplink 8
10:09:27:setup_element:INFO: Setting the data phase to 13 for uplink 9
10:09:27:setup_element:INFO: Setting the data phase to 9 for uplink 10
10:09:27:setup_element:INFO: Setting the data phase to 12 for uplink 11
10:09:27:setup_element:INFO: Setting the data phase to 10 for uplink 12
10:09:27:setup_element:INFO: Setting the data phase to 13 for uplink 13
10:09:27:setup_element:INFO: Setting the data phase to 10 for uplink 14
10:09:27:setup_element:INFO: Setting the data phase to 12 for uplink 15
10:09:27:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXXX_
Uplink 1: _______________________________________________________________________XXXXXXXX_
Uplink 2: _______________________________________________________________________XXXXXXXX_
Uplink 3: _______________________________________________________________________XXXXXXXX_
Uplink 4: ______________________________________________________________________XXXXXXXXX_
Uplink 5: ______________________________________________________________________XXXXXXXXX_
Uplink 6: _______________________________________________________________________XXXXXX___
Uplink 7: _______________________________________________________________________XXXXXX___
Uplink 8: _____________________________________________________________________XXXXXXXX___
Uplink 9: _____________________________________________________________________XXXXXXXX___
Uplink 10: _____________________________________________________________________XXXXXXX____
Uplink 11: _____________________________________________________________________XXXXXXX____
Uplink 12: ______________________________________________________________________XXXXXXX___
Uplink 13: ______________________________________________________________________XXXXXXX___
Uplink 14: _______________________________________________________________________XXXXXXX__
Uplink 15: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 0:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 1:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 2:
Optimal Phase: 30
Window Length: 34
Eye Window: ________XXXXXX__________________________
Uplink 3:
Optimal Phase: 27
Window Length: 34
Eye Window: _____XXXXXX_____________________________
Uplink 4:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 5:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 6:
Optimal Phase: 22
Window Length: 36
Eye Window: _XXXX___________________________________
Uplink 7:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 8:
Optimal Phase: 7
Window Length: 36
Eye Window: __________________________XXXX__________
Uplink 9:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 10:
Optimal Phase: 9
Window Length: 35
Eye Window: ___________________________XXXXX________
Uplink 11:
Optimal Phase: 12
Window Length: 36
Eye Window: _______________________________XXXX_____
Uplink 12:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 13:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 14:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
]
10:09:27:setup_element:INFO: Beginning SMX ASICs map scan
10:09:27:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:09:27:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:09:27:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:09:27:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:09:27:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
10:09:27:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
10:09:27:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
10:09:27:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
10:09:27:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
10:09:27:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
10:09:27:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
10:09:28:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
10:09:28:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
10:09:28:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
10:09:28:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
10:09:28:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
10:09:28:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
10:09:28:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
10:09:28:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
10:09:28:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
10:09:28:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
10:09:30:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXXX_
Uplink 1: _______________________________________________________________________XXXXXXXX_
Uplink 2: _______________________________________________________________________XXXXXXXX_
Uplink 3: _______________________________________________________________________XXXXXXXX_
Uplink 4: ______________________________________________________________________XXXXXXXXX_
Uplink 5: ______________________________________________________________________XXXXXXXXX_
Uplink 6: _______________________________________________________________________XXXXXX___
Uplink 7: _______________________________________________________________________XXXXXX___
Uplink 8: _____________________________________________________________________XXXXXXXX___
Uplink 9: _____________________________________________________________________XXXXXXXX___
Uplink 10: _____________________________________________________________________XXXXXXX____
Uplink 11: _____________________________________________________________________XXXXXXX____
Uplink 12: ______________________________________________________________________XXXXXXX___
Uplink 13: ______________________________________________________________________XXXXXXX___
Uplink 14: _______________________________________________________________________XXXXXXX__
Uplink 15: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 0:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 1:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 2:
Optimal Phase: 30
Window Length: 34
Eye Window: ________XXXXXX__________________________
Uplink 3:
Optimal Phase: 27
Window Length: 34
Eye Window: _____XXXXXX_____________________________
Uplink 4:
Optimal Phase: 28
Window Length: 35
Eye Window: ______XXXXX_____________________________
Uplink 5:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 6:
Optimal Phase: 22
Window Length: 36
Eye Window: _XXXX___________________________________
Uplink 7:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 8:
Optimal Phase: 7
Window Length: 36
Eye Window: __________________________XXXX__________
Uplink 9:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 10:
Optimal Phase: 9
Window Length: 35
Eye Window: ___________________________XXXXX________
Uplink 11:
Optimal Phase: 12
Window Length: 36
Eye Window: _______________________________XXXX_____
Uplink 12:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 13:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 14:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
10:09:30:setup_element:INFO: Performing Elink synchronization
10:09:30:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:09:30:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:09:30:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:09:30:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:09:30:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
10:09:30:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
10:09:30:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
10:09:31:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:09:31:febtest:INFO: 01-00 | XA-000-08-002-002-008-206-04 | 28.2 | 1224.5
10:09:31:febtest:INFO: 08-01 | XA-000-08-002-002-008-205-04 | 28.2 | 1212.7
10:09:32:febtest:INFO: 03-02 | XA-000-08-002-002-008-215-03 | 25.1 | 1242.0
10:09:32:febtest:INFO: 10-03 | XA-000-08-002-002-008-208-03 | 34.6 | 1201.0
10:09:32:febtest:INFO: 05-04 | XA-000-08-002-002-008-220-03 | 3.0 | 1317.7
10:09:32:febtest:INFO: 12-05 | XA-000-08-002-002-008-207-04 | 31.4 | 1206.9
10:09:33:febtest:INFO: 07-06 | XA-000-08-002-002-008-210-03 | 34.6 | 1195.1
10:09:33:febtest:INFO: 14-07 | XA-000-08-002-002-008-211-03 | 34.6 | 1189.2
10:09:33:ST3_smx:INFO: Configuring SMX FAST
10:09:35:ST3_smx:INFO: chip: 1-0 37.726682 C 1189.190035 mV
10:09:35:ST3_smx:INFO: Electrons
10:09:35:ST3_smx:INFO: # loops 0
10:09:37:ST3_smx:INFO: # loops 1
10:09:39:ST3_smx:INFO: # loops 2
10:09:40:ST3_smx:INFO: Total # of broken channels: 0
10:09:40:ST3_smx:INFO: List of broken channels: []
10:09:40:ST3_smx:INFO: Total # of broken channels: 0
10:09:40:ST3_smx:INFO: List of broken channels: []
10:09:41:ST3_smx:INFO: Configuring SMX FAST
10:09:43:ST3_smx:INFO: chip: 8-1 34.556970 C 1195.082160 mV
10:09:43:ST3_smx:INFO: Electrons
10:09:43:ST3_smx:INFO: # loops 0
10:09:45:ST3_smx:INFO: # loops 1
10:09:46:ST3_smx:INFO: # loops 2
10:09:48:ST3_smx:INFO: Total # of broken channels: 0
10:09:48:ST3_smx:INFO: List of broken channels: []
10:09:48:ST3_smx:INFO: Total # of broken channels: 0
10:09:48:ST3_smx:INFO: List of broken channels: []
10:09:49:ST3_smx:INFO: Configuring SMX FAST
10:09:50:ST3_smx:INFO: chip: 3-2 31.389742 C 1230.330540 mV
10:09:50:ST3_smx:INFO: Electrons
10:09:50:ST3_smx:INFO: # loops 0
10:09:52:ST3_smx:INFO: # loops 1
10:09:54:ST3_smx:INFO: # loops 2
10:09:55:ST3_smx:INFO: Total # of broken channels: 0
10:09:55:ST3_smx:INFO: List of broken channels: []
10:09:55:ST3_smx:INFO: Total # of broken channels: 0
10:09:55:ST3_smx:INFO: List of broken channels: []
10:09:56:ST3_smx:INFO: Configuring SMX FAST
10:09:58:ST3_smx:INFO: chip: 10-3 31.389742 C 1206.851500 mV
10:09:58:ST3_smx:INFO: Electrons
10:09:58:ST3_smx:INFO: # loops 0
10:10:00:ST3_smx:INFO: # loops 1
10:10:01:ST3_smx:INFO: # loops 2
10:10:03:ST3_smx:INFO: Total # of broken channels: 0
10:10:03:ST3_smx:INFO: List of broken channels: []
10:10:03:ST3_smx:INFO: Total # of broken channels: 0
10:10:03:ST3_smx:INFO: List of broken channels: []
10:10:04:ST3_smx:INFO: Configuring SMX FAST
10:10:05:ST3_smx:INFO: chip: 5-4 9.288730 C 1300.290540 mV
10:10:05:ST3_smx:INFO: Electrons
10:10:05:ST3_smx:INFO: # loops 0
10:10:07:ST3_smx:INFO: # loops 1
10:10:09:ST3_smx:INFO: # loops 2
10:10:10:ST3_smx:INFO: Total # of broken channels: 0
10:10:10:ST3_smx:INFO: List of broken channels: []
10:10:10:ST3_smx:INFO: Total # of broken channels: 0
10:10:10:ST3_smx:INFO: List of broken channels: []
10:10:11:ST3_smx:INFO: Configuring SMX FAST
10:10:13:ST3_smx:INFO: chip: 12-5 31.389742 C 1206.851500 mV
10:10:13:ST3_smx:INFO: Electrons
10:10:13:ST3_smx:INFO: # loops 0
10:10:14:ST3_smx:INFO: # loops 1
10:10:16:ST3_smx:INFO: # loops 2
10:10:18:ST3_smx:INFO: Total # of broken channels: 0
10:10:18:ST3_smx:INFO: List of broken channels: []
10:10:18:ST3_smx:INFO: Total # of broken channels: 0
10:10:18:ST3_smx:INFO: List of broken channels: []
10:10:18:ST3_smx:INFO: Configuring SMX FAST
10:10:20:ST3_smx:INFO: chip: 7-6 31.389742 C 1212.728715 mV
10:10:20:ST3_smx:INFO: Electrons
10:10:20:ST3_smx:INFO: # loops 0
10:10:22:ST3_smx:INFO: # loops 1
10:10:24:ST3_smx:INFO: # loops 2
10:10:25:ST3_smx:INFO: Total # of broken channels: 0
10:10:25:ST3_smx:INFO: List of broken channels: []
10:10:25:ST3_smx:INFO: Total # of broken channels: 0
10:10:25:ST3_smx:INFO: List of broken channels: []
10:10:26:ST3_smx:INFO: Configuring SMX FAST
10:10:28:ST3_smx:INFO: chip: 14-7 31.389742 C 1200.969315 mV
10:10:28:ST3_smx:INFO: Electrons
10:10:28:ST3_smx:INFO: # loops 0
10:10:30:ST3_smx:INFO: # loops 1
10:10:31:ST3_smx:INFO: # loops 2
10:10:33:ST3_smx:INFO: Total # of broken channels: 0
10:10:33:ST3_smx:INFO: List of broken channels: []
10:10:33:ST3_smx:INFO: Total # of broken channels: 0
10:10:33:ST3_smx:INFO: List of broken channels: []
10:10:33:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:10:34:febtest:INFO: 01-00 | XA-000-08-002-002-008-206-04 | 40.9 | 1189.2
10:10:34:febtest:INFO: 08-01 | XA-000-08-002-002-008-205-04 | 34.6 | 1195.1
10:10:34:febtest:INFO: 03-02 | XA-000-08-002-002-008-215-03 | 31.4 | 1230.3
10:10:34:febtest:INFO: 10-03 | XA-000-08-002-002-008-208-03 | 31.4 | 1206.9
10:10:35:febtest:INFO: 05-04 | XA-000-08-002-002-008-220-03 | 9.3 | 1294.5
10:10:35:febtest:INFO: 12-05 | XA-000-08-002-002-008-207-04 | 31.4 | 1206.9
10:10:35:febtest:INFO: 07-06 | XA-000-08-002-002-008-210-03 | 31.4 | 1212.7
10:10:35:febtest:INFO: 14-07 | XA-000-08-002-002-008-211-03 | 31.4 | 1201.0
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_04_11-10_09_16
OPERATOR : Oleksandr S.;
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L4DL400117 M4DL4B2001172B2 124 C
FEB_SN : 1147
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
---------------------------------------
VI_before_Init : ['2.450', '1.8690', '1.850', '2.0530', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '1.9850', '1.850', '0.6113', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9800', '1.850', '0.3211', '0.000', '0.0000', '0.000', '0.0000']