Go Back
FEB_1148 12.04.24 10:42:36
Info
10:42:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:42:36:ST3_Shared:INFO: FEB-Microcable
10:42:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:42:36:febtest:INFO: Testing FEB with SN 1148
10:42:39:smx_tester:INFO: Scanning setup
10:42:39:elinks:INFO: Disabling clock on downlink 0
10:42:39:elinks:INFO: Disabling clock on downlink 1
10:42:39:elinks:INFO: Disabling clock on downlink 2
10:42:39:elinks:INFO: Disabling clock on downlink 3
10:42:39:elinks:INFO: Disabling clock on downlink 4
10:42:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:42:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:42:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:42:39:elinks:INFO: Disabling clock on downlink 0
10:42:39:elinks:INFO: Disabling clock on downlink 1
10:42:39:elinks:INFO: Disabling clock on downlink 2
10:42:39:elinks:INFO: Disabling clock on downlink 3
10:42:39:elinks:INFO: Disabling clock on downlink 4
10:42:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:42:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
10:42:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
10:42:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:42:39:elinks:INFO: Disabling clock on downlink 0
10:42:39:elinks:INFO: Disabling clock on downlink 1
10:42:39:elinks:INFO: Disabling clock on downlink 2
10:42:39:elinks:INFO: Disabling clock on downlink 3
10:42:39:elinks:INFO: Disabling clock on downlink 4
10:42:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:42:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:42:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:42:39:elinks:INFO: Disabling clock on downlink 0
10:42:39:elinks:INFO: Disabling clock on downlink 1
10:42:39:elinks:INFO: Disabling clock on downlink 2
10:42:39:elinks:INFO: Disabling clock on downlink 3
10:42:39:elinks:INFO: Disabling clock on downlink 4
10:42:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:42:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:42:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:42:40:elinks:INFO: Disabling clock on downlink 0
10:42:40:elinks:INFO: Disabling clock on downlink 1
10:42:40:elinks:INFO: Disabling clock on downlink 2
10:42:40:elinks:INFO: Disabling clock on downlink 3
10:42:40:elinks:INFO: Disabling clock on downlink 4
10:42:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:42:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:42:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:42:40:setup_element:INFO: Scanning clock phase
10:42:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:42:40:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:42:40:setup_element:INFO: Clock phase scan results for group 0, downlink 1
10:42:40:setup_element:INFO: Eye window for uplink 0 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:42:40:setup_element:INFO: Eye window for uplink 1 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:42:40:setup_element:INFO: Eye window for uplink 2 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
10:42:40:setup_element:INFO: Eye window for uplink 3 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
10:42:40:setup_element:INFO: Eye window for uplink 4 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:42:40:setup_element:INFO: Eye window for uplink 5 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:42:40:setup_element:INFO: Eye window for uplink 6 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:42:40:setup_element:INFO: Eye window for uplink 7 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:42:40:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:42:40:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:42:40:setup_element:INFO: Eye window for uplink 10: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:42:40:setup_element:INFO: Eye window for uplink 11: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
10:42:40:setup_element:INFO: Eye window for uplink 12: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:42:40:setup_element:INFO: Eye window for uplink 13: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:42:40:setup_element:INFO: Eye window for uplink 14: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:42:40:setup_element:INFO: Eye window for uplink 15: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:42:40:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 1
10:42:40:setup_element:INFO: Scanning data phases
10:42:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:42:40:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:42:45:setup_element:INFO: Data phase scan results for group 0, downlink 1
10:42:45:setup_element:INFO: Eye window for uplink 0 : ___________XXXXX________________________
Data delay found: 33
10:42:45:setup_element:INFO: Eye window for uplink 1 : _______XXXXX____________________________
Data delay found: 29
10:42:45:setup_element:INFO: Eye window for uplink 2 : _________XXXXX__________________________
Data delay found: 31
10:42:45:setup_element:INFO: Eye window for uplink 3 : _______XXXX_____________________________
Data delay found: 28
10:42:45:setup_element:INFO: Eye window for uplink 4 : _____XXXXX______________________________
Data delay found: 27
10:42:45:setup_element:INFO: Eye window for uplink 5 : _XXXXX__________________________________
Data delay found: 23
10:42:45:setup_element:INFO: Eye window for uplink 6 : XXX___________________________________XX
Data delay found: 20
10:42:45:setup_element:INFO: Eye window for uplink 7 : __________________________________XXXXX_
Data delay found: 16
10:42:45:setup_element:INFO: Eye window for uplink 8 : _________________________XXXX___________
Data delay found: 6
10:42:45:setup_element:INFO: Eye window for uplink 9 : _____________________________XXXXX______
Data delay found: 11
10:42:45:setup_element:INFO: Eye window for uplink 10: ___________________________XXXX_________
Data delay found: 8
10:42:45:setup_element:INFO: Eye window for uplink 11: ______________________________XXXXX_____
Data delay found: 12
10:42:45:setup_element:INFO: Eye window for uplink 12: _____________________________XXXXX______
Data delay found: 11
10:42:45:setup_element:INFO: Eye window for uplink 13: ________________________________XXXXX___
Data delay found: 14
10:42:45:setup_element:INFO: Eye window for uplink 14: _______________________________XXX______
Data delay found: 12
10:42:45:setup_element:INFO: Eye window for uplink 15: ________________________________XXXX____
Data delay found: 13
10:42:45:setup_element:INFO: Setting the data phase to 33 for uplink 0
10:42:45:setup_element:INFO: Setting the data phase to 29 for uplink 1
10:42:45:setup_element:INFO: Setting the data phase to 31 for uplink 2
10:42:45:setup_element:INFO: Setting the data phase to 28 for uplink 3
10:42:45:setup_element:INFO: Setting the data phase to 27 for uplink 4
10:42:45:setup_element:INFO: Setting the data phase to 23 for uplink 5
10:42:45:setup_element:INFO: Setting the data phase to 20 for uplink 6
10:42:45:setup_element:INFO: Setting the data phase to 16 for uplink 7
10:42:45:setup_element:INFO: Setting the data phase to 6 for uplink 8
10:42:45:setup_element:INFO: Setting the data phase to 11 for uplink 9
10:42:45:setup_element:INFO: Setting the data phase to 8 for uplink 10
10:42:45:setup_element:INFO: Setting the data phase to 12 for uplink 11
10:42:45:setup_element:INFO: Setting the data phase to 11 for uplink 12
10:42:45:setup_element:INFO: Setting the data phase to 14 for uplink 13
10:42:45:setup_element:INFO: Setting the data phase to 12 for uplink 14
10:42:45:setup_element:INFO: Setting the data phase to 13 for uplink 15
10:42:45:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 71
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXX__
Uplink 1: _______________________________________________________________________XXXXXXX__
Uplink 2: ________________________________________________________________________XXXXXXX_
Uplink 3: ________________________________________________________________________XXXXXXX_
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: _______________________________________________________________________XXXXXXX__
Uplink 7: _______________________________________________________________________XXXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: ______________________________________________________________________XXXXXXX___
Uplink 11: ______________________________________________________________________XXXXXXX___
Uplink 12: _______________________________________________________________________XXXXXXX__
Uplink 13: _______________________________________________________________________XXXXXXX__
Uplink 14: _______________________________________________________________________XXXXXXXX_
Uplink 15: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 1:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 2:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 3:
Optimal Phase: 28
Window Length: 36
Eye Window: _______XXXX_____________________________
Uplink 4:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 5:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 6
Window Length: 36
Eye Window: _________________________XXXX___________
Uplink 9:
Optimal Phase: 11
Window Length: 35
Eye Window: _____________________________XXXXX______
Uplink 10:
Optimal Phase: 8
Window Length: 36
Eye Window: ___________________________XXXX_________
Uplink 11:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 12:
Optimal Phase: 11
Window Length: 35
Eye Window: _____________________________XXXXX______
Uplink 13:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 14:
Optimal Phase: 12
Window Length: 37
Eye Window: _______________________________XXX______
Uplink 15:
Optimal Phase: 13
Window Length: 36
Eye Window: ________________________________XXXX____
]
10:42:45:setup_element:INFO: Beginning SMX ASICs map scan
10:42:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:42:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:42:45:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:42:45:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:42:45:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
10:42:45:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
10:42:45:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
10:42:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
10:42:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
10:42:46:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
10:42:46:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
10:42:46:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
10:42:46:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
10:42:46:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
10:42:46:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
10:42:46:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
10:42:46:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
10:42:46:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
10:42:46:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
10:42:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
10:42:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
10:42:48:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 71
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXX__
Uplink 1: _______________________________________________________________________XXXXXXX__
Uplink 2: ________________________________________________________________________XXXXXXX_
Uplink 3: ________________________________________________________________________XXXXXXX_
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: _______________________________________________________________________XXXXXXX__
Uplink 7: _______________________________________________________________________XXXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: ______________________________________________________________________XXXXXXX___
Uplink 11: ______________________________________________________________________XXXXXXX___
Uplink 12: _______________________________________________________________________XXXXXXX__
Uplink 13: _______________________________________________________________________XXXXXXX__
Uplink 14: _______________________________________________________________________XXXXXXXX_
Uplink 15: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 1:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 2:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 3:
Optimal Phase: 28
Window Length: 36
Eye Window: _______XXXX_____________________________
Uplink 4:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 5:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 6
Window Length: 36
Eye Window: _________________________XXXX___________
Uplink 9:
Optimal Phase: 11
Window Length: 35
Eye Window: _____________________________XXXXX______
Uplink 10:
Optimal Phase: 8
Window Length: 36
Eye Window: ___________________________XXXX_________
Uplink 11:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 12:
Optimal Phase: 11
Window Length: 35
Eye Window: _____________________________XXXXX______
Uplink 13:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 14:
Optimal Phase: 12
Window Length: 37
Eye Window: _______________________________XXX______
Uplink 15:
Optimal Phase: 13
Window Length: 36
Eye Window: ________________________________XXXX____
10:42:48:setup_element:INFO: Performing Elink synchronization
10:42:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:42:48:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:42:48:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:42:48:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:42:48:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
10:42:48:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
10:42:48:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
10:42:49:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:42:49:febtest:INFO: 01-00 | XA-000-08-002-002-007-009-15 | 47.3 | 1153.7
10:42:49:febtest:INFO: 08-01 | XA-000-08-002-002-007-011-15 | 28.2 | 1212.7
10:42:50:febtest:INFO: 03-02 | XA-000-08-002-002-007-007-15 | 40.9 | 1177.4
10:42:50:febtest:INFO: 10-03 | XA-000-08-002-002-007-010-15 | 28.2 | 1212.7
10:42:50:febtest:INFO: 05-04 | XA-000-08-002-002-007-006-15 | 37.7 | 1201.0
10:42:50:febtest:INFO: 12-05 | XA-000-08-002-001-006-144-14 | 18.7 | 1242.0
10:42:50:febtest:INFO: 07-06 | XA-000-08-002-002-007-008-15 | 37.7 | 1189.2
10:42:51:febtest:INFO: 14-07 | XA-000-08-002-001-008-175-14 | 28.2 | 1201.0
10:42:51:ST3_smx:INFO: Configuring SMX FAST
10:42:53:ST3_smx:INFO: chip: 1-0 37.726682 C 1189.190035 mV
10:42:53:ST3_smx:INFO: Electrons
10:42:53:ST3_smx:INFO: # loops 0
10:42:54:ST3_smx:INFO: # loops 1
10:42:56:ST3_smx:INFO: # loops 2
10:42:58:ST3_smx:INFO: Total # of broken channels: 0
10:42:58:ST3_smx:INFO: List of broken channels: []
10:42:58:ST3_smx:INFO: Total # of broken channels: 0
10:42:58:ST3_smx:INFO: List of broken channels: []
10:42:58:ST3_smx:INFO: Configuring SMX FAST
10:43:00:ST3_smx:INFO: chip: 8-1 37.726682 C 1189.190035 mV
10:43:00:ST3_smx:INFO: Electrons
10:43:00:ST3_smx:INFO: # loops 0
10:43:02:ST3_smx:INFO: # loops 1
10:43:04:ST3_smx:INFO: # loops 2
10:43:05:ST3_smx:INFO: Total # of broken channels: 0
10:43:05:ST3_smx:INFO: List of broken channels: []
10:43:05:ST3_smx:INFO: Total # of broken channels: 0
10:43:05:ST3_smx:INFO: List of broken channels: []
10:43:06:ST3_smx:INFO: Configuring SMX FAST
10:43:08:ST3_smx:INFO: chip: 3-2 40.898880 C 1177.390875 mV
10:43:08:ST3_smx:INFO: Electrons
10:43:08:ST3_smx:INFO: # loops 0
10:43:10:ST3_smx:INFO: # loops 1
10:43:11:ST3_smx:INFO: # loops 2
10:43:13:ST3_smx:INFO: Total # of broken channels: 0
10:43:13:ST3_smx:INFO: List of broken channels: []
10:43:13:ST3_smx:INFO: Total # of broken channels: 0
10:43:13:ST3_smx:INFO: List of broken channels: []
10:43:14:ST3_smx:INFO: Configuring SMX FAST
10:43:16:ST3_smx:INFO: chip: 10-3 31.389742 C 1206.851500 mV
10:43:16:ST3_smx:INFO: Electrons
10:43:16:ST3_smx:INFO: # loops 0
10:43:17:ST3_smx:INFO: # loops 1
10:43:19:ST3_smx:INFO: # loops 2
10:43:21:ST3_smx:INFO: Total # of broken channels: 0
10:43:21:ST3_smx:INFO: List of broken channels: []
10:43:21:ST3_smx:INFO: Total # of broken channels: 0
10:43:21:ST3_smx:INFO: List of broken channels: []
10:43:22:ST3_smx:INFO: Configuring SMX FAST
10:43:24:ST3_smx:INFO: chip: 5-4 34.556970 C 1218.600960 mV
10:43:24:ST3_smx:INFO: Electrons
10:43:24:ST3_smx:INFO: # loops 0
10:43:25:ST3_smx:INFO: # loops 1
10:43:27:ST3_smx:INFO: # loops 2
10:43:28:ST3_smx:INFO: Total # of broken channels: 0
10:43:28:ST3_smx:INFO: List of broken channels: []
10:43:28:ST3_smx:INFO: Total # of broken channels: 0
10:43:28:ST3_smx:INFO: List of broken channels: []
10:43:29:ST3_smx:INFO: Configuring SMX FAST
10:43:31:ST3_smx:INFO: chip: 12-5 31.389742 C 1212.728715 mV
10:43:31:ST3_smx:INFO: Electrons
10:43:31:ST3_smx:INFO: # loops 0
10:43:33:ST3_smx:INFO: # loops 1
10:43:35:ST3_smx:INFO: # loops 2
10:43:36:ST3_smx:INFO: Total # of broken channels: 0
10:43:36:ST3_smx:INFO: List of broken channels: []
10:43:36:ST3_smx:INFO: Total # of broken channels: 0
10:43:36:ST3_smx:INFO: List of broken channels: []
10:43:37:ST3_smx:INFO: Configuring SMX FAST
10:43:39:ST3_smx:INFO: chip: 7-6 44.073563 C 1177.390875 mV
10:43:39:ST3_smx:INFO: Electrons
10:43:39:ST3_smx:INFO: # loops 0
10:43:41:ST3_smx:INFO: # loops 1
10:43:42:ST3_smx:INFO: # loops 2
10:43:44:ST3_smx:INFO: Total # of broken channels: 0
10:43:44:ST3_smx:INFO: List of broken channels: []
10:43:44:ST3_smx:INFO: Total # of broken channels: 0
10:43:44:ST3_smx:INFO: List of broken channels: []
10:43:45:ST3_smx:INFO: Configuring SMX FAST
10:43:47:ST3_smx:INFO: chip: 14-7 37.726682 C 1177.390875 mV
10:43:47:ST3_smx:INFO: Electrons
10:43:47:ST3_smx:INFO: # loops 0
10:43:49:ST3_smx:INFO: # loops 1
10:43:50:ST3_smx:INFO: # loops 2
10:43:52:ST3_smx:INFO: Total # of broken channels: 0
10:43:52:ST3_smx:INFO: List of broken channels: []
10:43:52:ST3_smx:INFO: Total # of broken channels: 0
10:43:52:ST3_smx:INFO: List of broken channels: []
10:43:53:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:43:53:febtest:INFO: 01-00 | XA-000-08-002-002-007-009-15 | 40.9 | 1189.2
10:43:53:febtest:INFO: 08-01 | XA-000-08-002-002-007-011-15 | 37.7 | 1189.2
10:43:53:febtest:INFO: 03-02 | XA-000-08-002-002-007-007-15 | 44.1 | 1177.4
10:43:54:febtest:INFO: 10-03 | XA-000-08-002-002-007-010-15 | 31.4 | 1206.9
10:43:54:febtest:INFO: 05-04 | XA-000-08-002-002-007-006-15 | 34.6 | 1212.7
10:43:54:febtest:INFO: 12-05 | XA-000-08-002-001-006-144-14 | 31.4 | 1212.7
10:43:54:febtest:INFO: 07-06 | XA-000-08-002-002-007-008-15 | 44.1 | 1183.3
10:43:54:febtest:INFO: 14-07 | XA-000-08-002-001-008-175-14 | 37.7 | 1177.4
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_04_12-10_42_36
OPERATOR : Oleksandr S.;
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME :
FEB_SN : 1148
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
---------------------------------------
VI_before_Init : ['2.450', '1.4800', '1.849', '2.2130', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0030', '1.850', '0.6018', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9980', '1.850', '0.3222', '0.000', '0.0000', '0.000', '0.0000']