Go Back
FEB_1163 17.05.24 08:38:07
Info
08:38:07:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:38:07:ST3_Shared:INFO: FEB-Sensor
08:38:07:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:38:24:ST3_ModuleSelector:INFO: L6DL400120 M6DL4B4001204B2 124 D
08:38:24:ST3_ModuleSelector:INFO: 30244
08:38:25:febtest:INFO: Testing FEB with SN 1163
08:38:27:smx_tester:INFO: Scanning setup
08:38:27:elinks:INFO: Disabling clock on downlink 0
08:38:27:elinks:INFO: Disabling clock on downlink 1
08:38:27:elinks:INFO: Disabling clock on downlink 2
08:38:27:elinks:INFO: Disabling clock on downlink 3
08:38:27:elinks:INFO: Disabling clock on downlink 4
08:38:27:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:38:27:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:38:28:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:38:28:elinks:INFO: Disabling clock on downlink 0
08:38:28:elinks:INFO: Disabling clock on downlink 1
08:38:28:elinks:INFO: Disabling clock on downlink 2
08:38:28:elinks:INFO: Disabling clock on downlink 3
08:38:28:elinks:INFO: Disabling clock on downlink 4
08:38:28:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:38:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
08:38:28:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
08:38:28:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:38:28:elinks:INFO: Disabling clock on downlink 0
08:38:28:elinks:INFO: Disabling clock on downlink 1
08:38:28:elinks:INFO: Disabling clock on downlink 2
08:38:28:elinks:INFO: Disabling clock on downlink 3
08:38:28:elinks:INFO: Disabling clock on downlink 4
08:38:28:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:38:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:38:28:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:38:28:elinks:INFO: Disabling clock on downlink 0
08:38:28:elinks:INFO: Disabling clock on downlink 1
08:38:28:elinks:INFO: Disabling clock on downlink 2
08:38:28:elinks:INFO: Disabling clock on downlink 3
08:38:28:elinks:INFO: Disabling clock on downlink 4
08:38:28:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:38:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:38:28:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:38:28:elinks:INFO: Disabling clock on downlink 0
08:38:28:elinks:INFO: Disabling clock on downlink 1
08:38:28:elinks:INFO: Disabling clock on downlink 2
08:38:28:elinks:INFO: Disabling clock on downlink 3
08:38:28:elinks:INFO: Disabling clock on downlink 4
08:38:28:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:38:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:38:28:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:38:28:setup_element:INFO: Scanning clock phase
08:38:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:38:28:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:38:29:setup_element:INFO: Clock phase scan results for group 0, downlink 1
08:38:29:setup_element:INFO: Eye window for uplink 0 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:38:29:setup_element:INFO: Eye window for uplink 1 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:38:29:setup_element:INFO: Eye window for uplink 2 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:38:29:setup_element:INFO: Eye window for uplink 3 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:38:29:setup_element:INFO: Eye window for uplink 4 : ________________________________________________________________________XXXXXXXX
Clock Delay: 35
08:38:29:setup_element:INFO: Eye window for uplink 5 : ________________________________________________________________________XXXXXXXX
Clock Delay: 35
08:38:29:setup_element:INFO: Eye window for uplink 6 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
08:38:29:setup_element:INFO: Eye window for uplink 7 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
08:38:29:setup_element:INFO: Eye window for uplink 8 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:38:29:setup_element:INFO: Eye window for uplink 9 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:38:29:setup_element:INFO: Eye window for uplink 10: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:38:29:setup_element:INFO: Eye window for uplink 11: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:38:29:setup_element:INFO: Eye window for uplink 12: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
08:38:29:setup_element:INFO: Eye window for uplink 13: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
08:38:29:setup_element:INFO: Eye window for uplink 14: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:38:29:setup_element:INFO: Eye window for uplink 15: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
08:38:29:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 1
08:38:29:setup_element:INFO: Scanning data phases
08:38:29:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:38:29:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:38:34:setup_element:INFO: Data phase scan results for group 0, downlink 1
08:38:34:setup_element:INFO: Eye window for uplink 0 : ___________XXXXX________________________
Data delay found: 33
08:38:34:setup_element:INFO: Eye window for uplink 1 : _______XXXXX____________________________
Data delay found: 29
08:38:35:setup_element:INFO: Eye window for uplink 2 : _______XXXXX____________________________
Data delay found: 29
08:38:35:setup_element:INFO: Eye window for uplink 3 : ____XXXXX_______________________________
Data delay found: 26
08:38:35:setup_element:INFO: Eye window for uplink 4 : _______XXXXXX___________________________
Data delay found: 29
08:38:35:setup_element:INFO: Eye window for uplink 5 : ___XXXXX________________________________
Data delay found: 25
08:38:35:setup_element:INFO: Eye window for uplink 6 : XXX___________________________________XX
Data delay found: 20
08:38:35:setup_element:INFO: Eye window for uplink 7 : __________________________________XXXXX_
Data delay found: 16
08:38:35:setup_element:INFO: Eye window for uplink 8 : ___________________________XXXXX________
Data delay found: 9
08:38:35:setup_element:INFO: Eye window for uplink 9 : ________________________________XXXXX___
Data delay found: 14
08:38:35:setup_element:INFO: Eye window for uplink 10: __________________________XXXXX_________
Data delay found: 8
08:38:35:setup_element:INFO: Eye window for uplink 11: ______________________________XXXXX_____
Data delay found: 12
08:38:35:setup_element:INFO: Eye window for uplink 12: _____________________________XXXX_______
Data delay found: 10
08:38:35:setup_element:INFO: Eye window for uplink 13: _______________________________XXXXX____
Data delay found: 13
08:38:35:setup_element:INFO: Eye window for uplink 14: _____________________________XXXX_______
Data delay found: 10
08:38:35:setup_element:INFO: Eye window for uplink 15: ______________________________XXXXX_____
Data delay found: 12
08:38:35:setup_element:INFO: Setting the data phase to 33 for uplink 0
08:38:35:setup_element:INFO: Setting the data phase to 29 for uplink 1
08:38:35:setup_element:INFO: Setting the data phase to 29 for uplink 2
08:38:35:setup_element:INFO: Setting the data phase to 26 for uplink 3
08:38:35:setup_element:INFO: Setting the data phase to 29 for uplink 4
08:38:35:setup_element:INFO: Setting the data phase to 25 for uplink 5
08:38:35:setup_element:INFO: Setting the data phase to 20 for uplink 6
08:38:35:setup_element:INFO: Setting the data phase to 16 for uplink 7
08:38:35:setup_element:INFO: Setting the data phase to 9 for uplink 8
08:38:35:setup_element:INFO: Setting the data phase to 14 for uplink 9
08:38:35:setup_element:INFO: Setting the data phase to 8 for uplink 10
08:38:35:setup_element:INFO: Setting the data phase to 12 for uplink 11
08:38:35:setup_element:INFO: Setting the data phase to 10 for uplink 12
08:38:35:setup_element:INFO: Setting the data phase to 13 for uplink 13
08:38:35:setup_element:INFO: Setting the data phase to 10 for uplink 14
08:38:35:setup_element:INFO: Setting the data phase to 12 for uplink 15
08:38:35:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 69
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXX_
Uplink 1: ________________________________________________________________________XXXXXXX_
Uplink 2: ________________________________________________________________________XXXXXXX_
Uplink 3: ________________________________________________________________________XXXXXXX_
Uplink 4: ________________________________________________________________________XXXXXXXX
Uplink 5: ________________________________________________________________________XXXXXXXX
Uplink 6: _______________________________________________________________________XXXXXX___
Uplink 7: _______________________________________________________________________XXXXXX___
Uplink 8: _______________________________________________________________________XXXXXXXX_
Uplink 9: _______________________________________________________________________XXXXXXXX_
Uplink 10: _____________________________________________________________________XXXXXXXX___
Uplink 11: _____________________________________________________________________XXXXXXXX___
Uplink 12: ______________________________________________________________________XXXXXXXXX_
Uplink 13: ______________________________________________________________________XXXXXXXXX_
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 1:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 2:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 3:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 4:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 5:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 9
Window Length: 35
Eye Window: ___________________________XXXXX________
Uplink 9:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 10:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 11:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 12:
Optimal Phase: 10
Window Length: 36
Eye Window: _____________________________XXXX_______
Uplink 13:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 14:
Optimal Phase: 10
Window Length: 36
Eye Window: _____________________________XXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
]
08:38:35:setup_element:INFO: Beginning SMX ASICs map scan
08:38:35:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:38:35:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:38:35:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:38:35:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:38:35:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:38:35:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
08:38:35:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
08:38:35:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
08:38:35:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
08:38:35:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
08:38:35:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
08:38:35:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
08:38:35:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
08:38:35:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
08:38:36:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
08:38:36:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
08:38:36:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
08:38:36:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
08:38:36:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
08:38:36:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
08:38:36:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
08:38:37:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 69
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXX_
Uplink 1: ________________________________________________________________________XXXXXXX_
Uplink 2: ________________________________________________________________________XXXXXXX_
Uplink 3: ________________________________________________________________________XXXXXXX_
Uplink 4: ________________________________________________________________________XXXXXXXX
Uplink 5: ________________________________________________________________________XXXXXXXX
Uplink 6: _______________________________________________________________________XXXXXX___
Uplink 7: _______________________________________________________________________XXXXXX___
Uplink 8: _______________________________________________________________________XXXXXXXX_
Uplink 9: _______________________________________________________________________XXXXXXXX_
Uplink 10: _____________________________________________________________________XXXXXXXX___
Uplink 11: _____________________________________________________________________XXXXXXXX___
Uplink 12: ______________________________________________________________________XXXXXXXXX_
Uplink 13: ______________________________________________________________________XXXXXXXXX_
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 1:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 2:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 3:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 4:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 5:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 6:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 7:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 8:
Optimal Phase: 9
Window Length: 35
Eye Window: ___________________________XXXXX________
Uplink 9:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 10:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 11:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 12:
Optimal Phase: 10
Window Length: 36
Eye Window: _____________________________XXXX_______
Uplink 13:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 14:
Optimal Phase: 10
Window Length: 36
Eye Window: _____________________________XXXX_______
Uplink 15:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
08:38:37:setup_element:INFO: Performing Elink synchronization
08:38:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:38:38:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:38:38:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:38:38:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:38:38:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
08:38:38:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:38:38:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
08:38:39:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:38:39:febtest:INFO: 01-00 | XA-000-08-002-001-008-218-02 | 18.7 | 1206.9
08:38:39:febtest:INFO: 08-01 | XA-000-08-002-002-006-020-05 | 15.6 | 1236.2
08:38:40:febtest:INFO: 03-02 | XA-000-08-002-001-008-240-12 | 12.4 | 1242.0
08:38:40:febtest:INFO: 10-03 | XA-000-08-002-001-008-212-02 | 18.7 | 1212.7
08:38:40:febtest:INFO: 05-04 | XA-000-08-002-002-006-017-05 | 15.6 | 1242.0
08:38:40:febtest:INFO: 12-05 | XA-000-08-002-001-008-252-12 | 18.7 | 1224.5
08:38:41:febtest:INFO: 07-06 | XA-000-08-002-001-008-245-12 | 15.6 | 1236.2
08:38:41:febtest:INFO: 14-07 | XA-000-08-002-001-008-243-12 | 34.6 | 1171.5
08:38:41:febtest:INFO: Init all SMX (CSA): 30
08:38:55:febtest:INFO: Set all CSA to ZERO
08:38:55:febtest:INFO: ['2.450', '2.0580', '1.850', '2.5870', '0.000', '0.0000', '0.000', '0.0000']
08:38:56:ST3_smx:INFO: chip: 1-0 31.389742 C 1153.732915 mV
08:38:56:ST3_smx:INFO: Electrons
08:38:56:ST3_smx:INFO: # loops 0
08:38:58:ST3_smx:INFO: # loops 1
08:38:59:ST3_smx:INFO: # loops 2
08:39:01:ST3_smx:INFO: # loops 3
08:39:02:ST3_smx:INFO: # loops 4
08:39:04:ST3_smx:INFO: Total # of broken channels: 0
08:39:04:ST3_smx:INFO: List of broken channels: []
08:39:04:ST3_smx:INFO: Total # of broken channels: 0
08:39:04:ST3_smx:INFO: List of broken channels: []
08:39:06:ST3_smx:INFO: chip: 8-1 15.590880 C 1212.728715 mV
08:39:06:ST3_smx:INFO: Electrons
08:39:06:ST3_smx:INFO: # loops 0
08:39:08:ST3_smx:INFO: # loops 1
08:39:09:ST3_smx:INFO: # loops 2
08:39:11:ST3_smx:INFO: # loops 3
08:39:12:ST3_smx:INFO: # loops 4
08:39:14:ST3_smx:INFO: Total # of broken channels: 0
08:39:14:ST3_smx:INFO: List of broken channels: []
08:39:14:ST3_smx:INFO: Total # of broken channels: 0
08:39:14:ST3_smx:INFO: List of broken channels: []
08:39:16:ST3_smx:INFO: chip: 3-2 21.902970 C 1195.082160 mV
08:39:16:ST3_smx:INFO: Electrons
08:39:16:ST3_smx:INFO: # loops 0
08:39:17:ST3_smx:INFO: # loops 1
08:39:19:ST3_smx:INFO: # loops 2
08:39:21:ST3_smx:INFO: # loops 3
08:39:22:ST3_smx:INFO: # loops 4
08:39:24:ST3_smx:INFO: Total # of broken channels: 0
08:39:24:ST3_smx:INFO: List of broken channels: []
08:39:24:ST3_smx:INFO: Total # of broken channels: 0
08:39:24:ST3_smx:INFO: List of broken channels: []
08:39:26:ST3_smx:INFO: chip: 10-3 34.556970 C 1153.732915 mV
08:39:26:ST3_smx:INFO: Electrons
08:39:26:ST3_smx:INFO: # loops 0
08:39:27:ST3_smx:INFO: # loops 1
08:39:29:ST3_smx:INFO: # loops 2
08:39:30:ST3_smx:INFO: # loops 3
08:39:32:ST3_smx:INFO: # loops 4
08:39:34:ST3_smx:INFO: Total # of broken channels: 0
08:39:34:ST3_smx:INFO: List of broken channels: []
08:39:34:ST3_smx:INFO: Total # of broken channels: 0
08:39:34:ST3_smx:INFO: List of broken channels: []
08:39:36:ST3_smx:INFO: chip: 5-4 15.590880 C 1218.600960 mV
08:39:36:ST3_smx:INFO: Electrons
08:39:36:ST3_smx:INFO: # loops 0
08:39:37:ST3_smx:INFO: # loops 1
08:39:39:ST3_smx:INFO: # loops 2
08:39:40:ST3_smx:INFO: # loops 3
08:39:42:ST3_smx:INFO: # loops 4
08:39:43:ST3_smx:INFO: Total # of broken channels: 0
08:39:43:ST3_smx:INFO: List of broken channels: []
08:39:43:ST3_smx:INFO: Total # of broken channels: 0
08:39:43:ST3_smx:INFO: List of broken channels: []
08:39:45:ST3_smx:INFO: chip: 12-5 25.062742 C 1183.292940 mV
08:39:45:ST3_smx:INFO: Electrons
08:39:45:ST3_smx:INFO: # loops 0
08:39:47:ST3_smx:INFO: # loops 1
08:39:49:ST3_smx:INFO: # loops 2
08:39:50:ST3_smx:INFO: # loops 3
08:39:52:ST3_smx:INFO: # loops 4
08:39:53:ST3_smx:INFO: Total # of broken channels: 0
08:39:53:ST3_smx:INFO: List of broken channels: []
08:39:53:ST3_smx:INFO: Total # of broken channels: 0
08:39:53:ST3_smx:INFO: List of broken channels: []
08:39:55:ST3_smx:INFO: chip: 7-6 25.062742 C 1195.082160 mV
08:39:55:ST3_smx:INFO: Electrons
08:39:55:ST3_smx:INFO: # loops 0
08:39:57:ST3_smx:INFO: # loops 1
08:39:58:ST3_smx:INFO: # loops 2
08:40:00:ST3_smx:INFO: # loops 3
08:40:01:ST3_smx:INFO: # loops 4
08:40:03:ST3_smx:INFO: Total # of broken channels: 0
08:40:03:ST3_smx:INFO: List of broken channels: []
08:40:03:ST3_smx:INFO: Total # of broken channels: 0
08:40:03:ST3_smx:INFO: List of broken channels: []
08:40:05:ST3_smx:INFO: chip: 14-7 34.556970 C 1159.654860 mV
08:40:05:ST3_smx:INFO: Electrons
08:40:05:ST3_smx:INFO: # loops 0
08:40:07:ST3_smx:INFO: # loops 1
08:40:08:ST3_smx:INFO: # loops 2
08:40:10:ST3_smx:INFO: # loops 3
08:40:11:ST3_smx:INFO: # loops 4
08:40:13:ST3_smx:INFO: Total # of broken channels: 1
08:40:13:ST3_smx:INFO: List of broken channels: [6]
08:40:13:ST3_smx:INFO: Total # of broken channels: 1
08:40:13:ST3_smx:INFO: List of broken channels: [6]
08:40:14:febtest:INFO: SetCSA :30
08:40:14:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:40:14:febtest:INFO: 01-00 | XA-000-08-002-001-008-218-02 | 31.4 | 1141.9
08:40:14:febtest:INFO: 08-01 | XA-000-08-002-002-006-020-05 | 15.6 | 1195.1
08:40:15:febtest:INFO: 03-02 | XA-000-08-002-001-008-240-12 | 21.9 | 1189.2
08:40:15:febtest:INFO: 10-03 | XA-000-08-002-001-008-212-02 | 34.6 | 1141.9
08:40:15:febtest:INFO: 05-04 | XA-000-08-002-002-006-017-05 | 18.7 | 1206.9
08:40:15:febtest:INFO: 12-05 | XA-000-08-002-001-008-252-12 | 25.1 | 1171.5
08:40:16:febtest:INFO: 07-06 | XA-000-08-002-001-008-245-12 | 25.1 | 1189.2
08:40:16:febtest:INFO: 14-07 | XA-000-08-002-001-008-243-12 | 34.6 | 1147.8
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_05_17-08_38_07
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 1163| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
SENSOR_ID: 30244
MODULE_NAME: L6DL400120 M6DL4B4001204B2 124 D
MODULE_TYPE:
MODULE_LADDER:
MODULE_MODULE:
MODULE_SIZE: 0
MODULE_GRADE:
------------------------------------------------------------
VI_before_Init : ['2.450', '1.3740', '1.849', '2.0000', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0580', '1.850', '2.4110', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '2.0850', '1.850', '2.5870', '0.000', '0.0000', '0.000', '0.0000']