Go Back
FEB_1166 15.05.24 12:48:45
Info
12:48:45:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:48:45:ST3_Shared:INFO: FEB-Microcable
12:48:45:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:48:45:febtest:INFO: Testing FEB with SN 1166
12:48:48:smx_tester:INFO: Scanning setup
12:48:48:elinks:INFO: Disabling clock on downlink 0
12:48:48:elinks:INFO: Disabling clock on downlink 1
12:48:48:elinks:INFO: Disabling clock on downlink 2
12:48:48:elinks:INFO: Disabling clock on downlink 3
12:48:48:elinks:INFO: Disabling clock on downlink 4
12:48:48:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
12:48:48:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:48:elinks:INFO: Disabling clock on downlink 0
12:48:48:elinks:INFO: Disabling clock on downlink 1
12:48:48:elinks:INFO: Disabling clock on downlink 2
12:48:48:elinks:INFO: Disabling clock on downlink 3
12:48:48:elinks:INFO: Disabling clock on downlink 4
12:48:48:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
12:48:48:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
12:48:48:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:48:elinks:INFO: Disabling clock on downlink 0
12:48:48:elinks:INFO: Disabling clock on downlink 1
12:48:48:elinks:INFO: Disabling clock on downlink 2
12:48:48:elinks:INFO: Disabling clock on downlink 3
12:48:48:elinks:INFO: Disabling clock on downlink 4
12:48:48:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:48:48:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:48:elinks:INFO: Disabling clock on downlink 0
12:48:48:elinks:INFO: Disabling clock on downlink 1
12:48:48:elinks:INFO: Disabling clock on downlink 2
12:48:48:elinks:INFO: Disabling clock on downlink 3
12:48:48:elinks:INFO: Disabling clock on downlink 4
12:48:48:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
12:48:49:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:49:elinks:INFO: Disabling clock on downlink 0
12:48:49:elinks:INFO: Disabling clock on downlink 1
12:48:49:elinks:INFO: Disabling clock on downlink 2
12:48:49:elinks:INFO: Disabling clock on downlink 3
12:48:49:elinks:INFO: Disabling clock on downlink 4
12:48:49:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
12:48:49:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:49:setup_element:INFO: Scanning clock phase
12:48:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:48:49:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:48:49:setup_element:INFO: Clock phase scan results for group 0, downlink 1
12:48:49:setup_element:INFO: Eye window for uplink 0 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:48:49:setup_element:INFO: Eye window for uplink 1 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:48:49:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
12:48:49:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
12:48:49:setup_element:INFO: Eye window for uplink 4 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
12:48:49:setup_element:INFO: Eye window for uplink 5 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
12:48:49:setup_element:INFO: Eye window for uplink 6 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
12:48:49:setup_element:INFO: Eye window for uplink 7 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
12:48:49:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:48:49:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
12:48:49:setup_element:INFO: Eye window for uplink 10: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
12:48:49:setup_element:INFO: Eye window for uplink 11: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
12:48:49:setup_element:INFO: Eye window for uplink 12: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:48:49:setup_element:INFO: Eye window for uplink 13: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:48:49:setup_element:INFO: Eye window for uplink 14: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
12:48:49:setup_element:INFO: Eye window for uplink 15: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
12:48:49:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
12:48:49:setup_element:INFO: Scanning data phases
12:48:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:48:49:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:48:55:setup_element:INFO: Data phase scan results for group 0, downlink 1
12:48:55:setup_element:INFO: Eye window for uplink 0 : __________XXXXX_________________________
Data delay found: 32
12:48:55:setup_element:INFO: Eye window for uplink 1 : _______XXXXX____________________________
Data delay found: 29
12:48:55:setup_element:INFO: Eye window for uplink 2 : __________XXXXX_________________________
Data delay found: 32
12:48:55:setup_element:INFO: Eye window for uplink 3 : _______XXXXX____________________________
Data delay found: 29
12:48:55:setup_element:INFO: Eye window for uplink 4 : _________XXXX___________________________
Data delay found: 30
12:48:55:setup_element:INFO: Eye window for uplink 5 : _____XXXX_______________________________
Data delay found: 26
12:48:55:setup_element:INFO: Eye window for uplink 6 : _XXXXX__________________________________
Data delay found: 23
12:48:55:setup_element:INFO: Eye window for uplink 7 : XX__________________________________XXXX
Data delay found: 18
12:48:55:setup_element:INFO: Eye window for uplink 8 : __________________________XXXXX_________
Data delay found: 8
12:48:55:setup_element:INFO: Eye window for uplink 9 : _______________________________XXXXXX___
Data delay found: 13
12:48:55:setup_element:INFO: Eye window for uplink 10: ___________________________XXXXXX_______
Data delay found: 9
12:48:55:setup_element:INFO: Eye window for uplink 11: _______________________________XXXXXX___
Data delay found: 13
12:48:55:setup_element:INFO: Eye window for uplink 12: __________________________XXXXX_________
Data delay found: 8
12:48:55:setup_element:INFO: Eye window for uplink 13: ____________________________XXXXXX______
Data delay found: 10
12:48:55:setup_element:INFO: Eye window for uplink 14: _______________________________XXXXX____
Data delay found: 13
12:48:55:setup_element:INFO: Eye window for uplink 15: ________________________________XXXXXX__
Data delay found: 14
12:48:55:setup_element:INFO: Setting the data phase to 32 for uplink 0
12:48:55:setup_element:INFO: Setting the data phase to 29 for uplink 1
12:48:55:setup_element:INFO: Setting the data phase to 32 for uplink 2
12:48:55:setup_element:INFO: Setting the data phase to 29 for uplink 3
12:48:55:setup_element:INFO: Setting the data phase to 30 for uplink 4
12:48:55:setup_element:INFO: Setting the data phase to 26 for uplink 5
12:48:55:setup_element:INFO: Setting the data phase to 23 for uplink 6
12:48:55:setup_element:INFO: Setting the data phase to 18 for uplink 7
12:48:55:setup_element:INFO: Setting the data phase to 8 for uplink 8
12:48:55:setup_element:INFO: Setting the data phase to 13 for uplink 9
12:48:55:setup_element:INFO: Setting the data phase to 9 for uplink 10
12:48:55:setup_element:INFO: Setting the data phase to 13 for uplink 11
12:48:55:setup_element:INFO: Setting the data phase to 8 for uplink 12
12:48:55:setup_element:INFO: Setting the data phase to 10 for uplink 13
12:48:55:setup_element:INFO: Setting the data phase to 13 for uplink 14
12:48:55:setup_element:INFO: Setting the data phase to 14 for uplink 15
12:48:55:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 0: ______________________________________________________________________XXXXXXXX__
Uplink 1: ______________________________________________________________________XXXXXXXX__
Uplink 2: _______________________________________________________________________XXXXXXXX_
Uplink 3: _______________________________________________________________________XXXXXXXX_
Uplink 4: _______________________________________________________________________XXXXXXXX_
Uplink 5: _______________________________________________________________________XXXXXXXX_
Uplink 6: _______________________________________________________________________XXXXXXXX_
Uplink 7: _______________________________________________________________________XXXXXXXX_
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: ______________________________________________________________________XXXXXXX___
Uplink 11: ______________________________________________________________________XXXXXXX___
Uplink 12: _____________________________________________________________________XXXXXXXX___
Uplink 13: _____________________________________________________________________XXXXXXXX___
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 1:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 2:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 3:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 4:
Optimal Phase: 30
Window Length: 36
Eye Window: _________XXXX___________________________
Uplink 5:
Optimal Phase: 26
Window Length: 36
Eye Window: _____XXXX_______________________________
Uplink 6:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 7:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 8:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 9:
Optimal Phase: 13
Window Length: 34
Eye Window: _______________________________XXXXXX___
Uplink 10:
Optimal Phase: 9
Window Length: 34
Eye Window: ___________________________XXXXXX_______
Uplink 11:
Optimal Phase: 13
Window Length: 34
Eye Window: _______________________________XXXXXX___
Uplink 12:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 13:
Optimal Phase: 10
Window Length: 34
Eye Window: ____________________________XXXXXX______
Uplink 14:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 15:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
]
12:48:55:setup_element:INFO: Beginning SMX ASICs map scan
12:48:55:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:48:55:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:48:55:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
12:48:55:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
12:48:55:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
12:48:55:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
12:48:55:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
12:48:55:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
12:48:55:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
12:48:55:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
12:48:55:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
12:48:56:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
12:48:56:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
12:48:56:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
12:48:56:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
12:48:56:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
12:48:56:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
12:48:56:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
12:48:56:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
12:48:56:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
12:48:56:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
12:48:58:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 0: ______________________________________________________________________XXXXXXXX__
Uplink 1: ______________________________________________________________________XXXXXXXX__
Uplink 2: _______________________________________________________________________XXXXXXXX_
Uplink 3: _______________________________________________________________________XXXXXXXX_
Uplink 4: _______________________________________________________________________XXXXXXXX_
Uplink 5: _______________________________________________________________________XXXXXXXX_
Uplink 6: _______________________________________________________________________XXXXXXXX_
Uplink 7: _______________________________________________________________________XXXXXXXX_
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: ______________________________________________________________________XXXXXXX___
Uplink 11: ______________________________________________________________________XXXXXXX___
Uplink 12: _____________________________________________________________________XXXXXXXX___
Uplink 13: _____________________________________________________________________XXXXXXXX___
Uplink 14: ________________________________________________________________________XXXXXXX_
Uplink 15: ________________________________________________________________________XXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 1:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 2:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 3:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 4:
Optimal Phase: 30
Window Length: 36
Eye Window: _________XXXX___________________________
Uplink 5:
Optimal Phase: 26
Window Length: 36
Eye Window: _____XXXX_______________________________
Uplink 6:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 7:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 8:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 9:
Optimal Phase: 13
Window Length: 34
Eye Window: _______________________________XXXXXX___
Uplink 10:
Optimal Phase: 9
Window Length: 34
Eye Window: ___________________________XXXXXX_______
Uplink 11:
Optimal Phase: 13
Window Length: 34
Eye Window: _______________________________XXXXXX___
Uplink 12:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 13:
Optimal Phase: 10
Window Length: 34
Eye Window: ____________________________XXXXXX______
Uplink 14:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 15:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
12:48:58:setup_element:INFO: Performing Elink synchronization
12:48:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:48:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
12:48:58:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
12:48:58:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
12:48:58:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
12:48:58:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
12:48:58:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
FEB type: A FEB_A: 1 FEB_B: 0
12:48:59:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:48:59:febtest:INFO: 01-00 | XA-000-08-002-002-006-100-09 | 12.4 | 1277.1
12:49:00:febtest:INFO: 08-01 | XA-000-08-002-002-006-076-07 | 31.4 | 1201.0
12:49:00:febtest:INFO: 03-02 | XA-000-08-002-002-006-090-00 | 44.1 | 1159.7
12:49:00:febtest:INFO: 10-03 | XA-000-08-002-002-006-066-07 | 12.4 | 1271.2
12:49:00:febtest:INFO: 05-04 | XA-000-08-002-002-006-067-07 | 37.7 | 1189.2
12:49:01:febtest:INFO: 12-05 | XA-000-08-002-002-006-096-09 | 12.4 | 1282.9
12:49:01:febtest:INFO: 07-06 | XA-000-08-002-002-006-071-07 | 37.7 | 1189.2
12:49:01:febtest:INFO: 14-07 | XA-000-08-002-002-006-095-00 | 21.9 | 1247.9
12:49:01:febtest:INFO: Init all SMX (CSA): 30
12:49:14:febtest:INFO: Set all CSA to ZERO
12:49:15:febtest:INFO: ['2.450', '1.9880', '1.849', '1.2360', '0.000', '0.0000', '0.000', '0.0000']
12:49:16:ST3_smx:INFO: chip: 1-0 28.225000 C 1200.969315 mV
12:49:16:ST3_smx:INFO: Electrons
12:49:16:ST3_smx:INFO: # loops 0
12:49:18:ST3_smx:INFO: # loops 1
12:49:19:ST3_smx:INFO: # loops 2
12:49:21:ST3_smx:INFO: Total # of broken channels: 0
12:49:21:ST3_smx:INFO: List of broken channels: []
12:49:21:ST3_smx:INFO: Total # of broken channels: 0
12:49:21:ST3_smx:INFO: List of broken channels: []
12:49:23:ST3_smx:INFO: chip: 8-1 34.556970 C 1171.483840 mV
12:49:23:ST3_smx:INFO: Electrons
12:49:23:ST3_smx:INFO: # loops 0
12:49:25:ST3_smx:INFO: # loops 1
12:49:26:ST3_smx:INFO: # loops 2
12:49:28:ST3_smx:INFO: Total # of broken channels: 0
12:49:28:ST3_smx:INFO: List of broken channels: []
12:49:28:ST3_smx:INFO: Total # of broken channels: 0
12:49:28:ST3_smx:INFO: List of broken channels: []
12:49:30:ST3_smx:INFO: chip: 3-2 37.726682 C 1165.571835 mV
12:49:30:ST3_smx:INFO: Electrons
12:49:30:ST3_smx:INFO: # loops 0
12:49:31:ST3_smx:INFO: # loops 1
12:49:33:ST3_smx:INFO: # loops 2
12:49:35:ST3_smx:INFO: Total # of broken channels: 0
12:49:35:ST3_smx:INFO: List of broken channels: []
12:49:35:ST3_smx:INFO: Total # of broken channels: 0
12:49:35:ST3_smx:INFO: List of broken channels: []
12:49:36:ST3_smx:INFO: chip: 10-3 31.389742 C 1195.082160 mV
12:49:36:ST3_smx:INFO: Electrons
12:49:36:ST3_smx:INFO: # loops 0
12:49:38:ST3_smx:INFO: # loops 1
12:49:39:ST3_smx:INFO: # loops 2
12:49:41:ST3_smx:INFO: Total # of broken channels: 0
12:49:41:ST3_smx:INFO: List of broken channels: []
12:49:41:ST3_smx:INFO: Total # of broken channels: 0
12:49:41:ST3_smx:INFO: List of broken channels: []
12:49:43:ST3_smx:INFO: chip: 5-4 44.073563 C 1159.654860 mV
12:49:43:ST3_smx:INFO: Electrons
12:49:43:ST3_smx:INFO: # loops 0
12:49:44:ST3_smx:INFO: # loops 1
12:49:46:ST3_smx:INFO: # loops 2
12:49:47:ST3_smx:INFO: Total # of broken channels: 2
12:49:47:ST3_smx:INFO: List of broken channels: [1, 7]
12:49:47:ST3_smx:INFO: Total # of broken channels: 2
12:49:47:ST3_smx:INFO: List of broken channels: [1, 7]
12:49:49:ST3_smx:INFO: chip: 12-5 21.902970 C 1224.468235 mV
12:49:49:ST3_smx:INFO: Electrons
12:49:49:ST3_smx:INFO: # loops 0
12:49:51:ST3_smx:INFO: # loops 1
12:49:52:ST3_smx:INFO: # loops 2
12:49:54:ST3_smx:INFO: Total # of broken channels: 1
12:49:54:ST3_smx:INFO: List of broken channels: [1]
12:49:54:ST3_smx:INFO: Total # of broken channels: 1
12:49:54:ST3_smx:INFO: List of broken channels: [1]
12:49:56:ST3_smx:INFO: chip: 7-6 40.898880 C 1159.654860 mV
12:49:56:ST3_smx:INFO: Electrons
12:49:56:ST3_smx:INFO: # loops 0
12:49:57:ST3_smx:INFO: # loops 1
12:49:59:ST3_smx:INFO: # loops 2
12:50:00:ST3_smx:INFO: Total # of broken channels: 0
12:50:00:ST3_smx:INFO: List of broken channels: []
12:50:00:ST3_smx:INFO: Total # of broken channels: 0
12:50:00:ST3_smx:INFO: List of broken channels: []
12:50:02:ST3_smx:INFO: chip: 14-7 25.062742 C 1212.728715 mV
12:50:02:ST3_smx:INFO: Electrons
12:50:02:ST3_smx:INFO: # loops 0
12:50:04:ST3_smx:INFO: # loops 1
12:50:06:ST3_smx:INFO: # loops 2
12:50:07:ST3_smx:INFO: Total # of broken channels: 1
12:50:07:ST3_smx:INFO: List of broken channels: [127]
12:50:07:ST3_smx:INFO: Total # of broken channels: 1
12:50:07:ST3_smx:INFO: List of broken channels: [127]
12:50:08:febtest:INFO: SetCSA :30
12:50:08:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:50:08:febtest:INFO: 01-00 | XA-000-08-002-002-006-100-09 | 28.2 | 1183.3
12:50:09:febtest:INFO: 08-01 | XA-000-08-002-002-006-076-07 | 34.6 | 1159.7
12:50:09:febtest:INFO: 03-02 | XA-000-08-002-002-006-090-00 | 37.7 | 1147.8
12:50:09:febtest:INFO: 10-03 | XA-000-08-002-002-006-066-07 | 28.2 | 1183.3
12:50:09:febtest:INFO: 05-04 | XA-000-08-002-002-006-067-07 | 44.1 | 1147.8
12:50:10:febtest:INFO: 12-05 | XA-000-08-002-002-006-096-09 | 25.1 | 1206.9
12:50:10:febtest:INFO: 07-06 | XA-000-08-002-002-006-071-07 | 40.9 | 1147.8
12:50:10:febtest:INFO: 14-07 | XA-000-08-002-002-006-095-00 | 25.1 | 1201.0
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_05_15-12_48_45
OPERATOR : Oleksandr S.;
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME :
FEB_SN : 1166
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
---------------------------------------
VI_before_Init : ['2.450', '1.3980', '1.849', '2.5200', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '1.9760', '1.850', '2.2810', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9960', '1.850', '2.5570', '0.000', '0.0000', '0.000', '0.0000']