Go Back
FEB_1239 04.09.24 07:58:48
TextEdit.txt
07:58:48:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:58:48:ST3_Shared:INFO: FEB-Sensor
07:58:48:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:59:11:ST3_ModuleSelector:INFO: M8UL6T2010242B2
07:59:11:ST3_ModuleSelector:INFO: 09094
07:59:11:febtest:INFO: Testing FEB with SN 1239
07:59:13:smx_tester:INFO: Scanning setup
07:59:13:elinks:INFO: Disabling clock on downlink 0
07:59:13:elinks:INFO: Disabling clock on downlink 1
07:59:13:elinks:INFO: Disabling clock on downlink 2
07:59:13:elinks:INFO: Disabling clock on downlink 3
07:59:13:elinks:INFO: Disabling clock on downlink 4
07:59:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:59:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
07:59:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:59:13:elinks:INFO: Disabling clock on downlink 0
07:59:13:elinks:INFO: Disabling clock on downlink 1
07:59:13:elinks:INFO: Disabling clock on downlink 2
07:59:13:elinks:INFO: Disabling clock on downlink 3
07:59:13:elinks:INFO: Disabling clock on downlink 4
07:59:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:59:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
07:59:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
07:59:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:59:13:elinks:INFO: Disabling clock on downlink 0
07:59:13:elinks:INFO: Disabling clock on downlink 1
07:59:13:elinks:INFO: Disabling clock on downlink 2
07:59:13:elinks:INFO: Disabling clock on downlink 3
07:59:13:elinks:INFO: Disabling clock on downlink 4
07:59:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:59:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:59:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:59:13:elinks:INFO: Disabling clock on downlink 0
07:59:13:elinks:INFO: Disabling clock on downlink 1
07:59:13:elinks:INFO: Disabling clock on downlink 2
07:59:13:elinks:INFO: Disabling clock on downlink 3
07:59:13:elinks:INFO: Disabling clock on downlink 4
07:59:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:59:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
07:59:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:59:13:elinks:INFO: Disabling clock on downlink 0
07:59:13:elinks:INFO: Disabling clock on downlink 1
07:59:13:elinks:INFO: Disabling clock on downlink 2
07:59:13:elinks:INFO: Disabling clock on downlink 3
07:59:13:elinks:INFO: Disabling clock on downlink 4
07:59:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:59:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
07:59:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:59:13:setup_element:INFO: Scanning clock phase
07:59:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:59:14:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:59:14:setup_element:INFO: Clock phase scan results for group 0, downlink 1
07:59:14:setup_element:INFO: Eye window for uplink 0 : X_________________________________________________________________________XXXXXX
Clock Delay: 37
07:59:14:setup_element:INFO: Eye window for uplink 1 : X_________________________________________________________________________XXXXXX
Clock Delay: 37
07:59:14:setup_element:INFO: Eye window for uplink 2 : XX_______________________________________________________________________XXXXXXX
Clock Delay: 37
07:59:14:setup_element:INFO: Eye window for uplink 3 : XX_______________________________________________________________________XXXXXXX
Clock Delay: 37
07:59:14:setup_element:INFO: Eye window for uplink 4 : ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
07:59:14:setup_element:INFO: Eye window for uplink 5 : ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
07:59:14:setup_element:INFO: Eye window for uplink 6 : _____________________________________________________________________XXXXXX_____
Clock Delay: 31
07:59:14:setup_element:INFO: Eye window for uplink 7 : _____________________________________________________________________XXXXXX_____
Clock Delay: 31
07:59:14:setup_element:INFO: Eye window for uplink 8 : __________________________________________________________________XXXXXXXXX_____
Clock Delay: 30
07:59:14:setup_element:INFO: Eye window for uplink 9 : __________________________________________________________________XXXXXXXXX_____
Clock Delay: 30
07:59:14:setup_element:INFO: Eye window for uplink 10: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:59:14:setup_element:INFO: Eye window for uplink 11: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:59:14:setup_element:INFO: Eye window for uplink 12: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:59:14:setup_element:INFO: Eye window for uplink 13: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:59:14:setup_element:INFO: Eye window for uplink 14: ____________________________________________________________________XXXXXX______
Clock Delay: 30
07:59:14:setup_element:INFO: Eye window for uplink 15: ____________________________________________________________________XXXXXX______
Clock Delay: 30
07:59:14:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
07:59:14:setup_element:INFO: Scanning data phases
07:59:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:59:14:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:59:20:setup_element:INFO: Data phase scan results for group 0, downlink 1
07:59:20:setup_element:INFO: Eye window for uplink 0 : ________________XXXXX___________________
Data delay found: 38
07:59:20:setup_element:INFO: Eye window for uplink 1 : ____________XXXX________________________
Data delay found: 33
07:59:20:setup_element:INFO: Eye window for uplink 2 : _____________XXXXX______________________
Data delay found: 35
07:59:20:setup_element:INFO: Eye window for uplink 3 : __________XXXXXX________________________
Data delay found: 32
07:59:20:setup_element:INFO: Eye window for uplink 4 : XXXX__________________________________XX
Data delay found: 20
07:59:20:setup_element:INFO: Eye window for uplink 5 : __________________________________XXXXX_
Data delay found: 16
07:59:20:setup_element:INFO: Eye window for uplink 6 : __________________________________XXXX__
Data delay found: 15
07:59:20:setup_element:INFO: Eye window for uplink 7 : _____________________________XXXXXX_____
Data delay found: 11
07:59:20:setup_element:INFO: Eye window for uplink 8 : __________________XXXXX_________________
Data delay found: 0
07:59:20:setup_element:INFO: Eye window for uplink 9 : _______________________XXXXX____________
Data delay found: 5
07:59:20:setup_element:INFO: Eye window for uplink 10: ___________________XXXXXX_______________
Data delay found: 1
07:59:20:setup_element:INFO: Eye window for uplink 11: _______________________XXXXX____________
Data delay found: 5
07:59:20:setup_element:INFO: Eye window for uplink 12: ____________________XXXXXX______________
Data delay found: 2
07:59:20:setup_element:INFO: Eye window for uplink 13: _______________________XXXXX____________
Data delay found: 5
07:59:20:setup_element:INFO: Eye window for uplink 14: _____________________XXXX_______________
Data delay found: 2
07:59:20:setup_element:INFO: Eye window for uplink 15: ______________________XXXXX_____________
Data delay found: 4
07:59:20:setup_element:INFO: Setting the data phase to 38 for uplink 0
07:59:20:setup_element:INFO: Setting the data phase to 33 for uplink 1
07:59:20:setup_element:INFO: Setting the data phase to 35 for uplink 2
07:59:20:setup_element:INFO: Setting the data phase to 32 for uplink 3
07:59:20:setup_element:INFO: Setting the data phase to 20 for uplink 4
07:59:20:setup_element:INFO: Setting the data phase to 16 for uplink 5
07:59:20:setup_element:INFO: Setting the data phase to 15 for uplink 6
07:59:20:setup_element:INFO: Setting the data phase to 11 for uplink 7
07:59:20:setup_element:INFO: Setting the data phase to 0 for uplink 8
07:59:20:setup_element:INFO: Setting the data phase to 5 for uplink 9
07:59:20:setup_element:INFO: Setting the data phase to 1 for uplink 10
07:59:20:setup_element:INFO: Setting the data phase to 5 for uplink 11
07:59:20:setup_element:INFO: Setting the data phase to 2 for uplink 12
07:59:20:setup_element:INFO: Setting the data phase to 5 for uplink 13
07:59:20:setup_element:INFO: Setting the data phase to 2 for uplink 14
07:59:20:setup_element:INFO: Setting the data phase to 4 for uplink 15
07:59:20:setup_element:INFO: Beginning SMX ASICs map scan
07:59:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:59:20:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:59:20:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
07:59:20:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
07:59:20:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
07:59:20:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
07:59:20:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
07:59:20:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
07:59:20:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
07:59:20:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
07:59:20:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
07:59:20:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
07:59:20:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
07:59:21:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
07:59:21:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
07:59:21:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
07:59:21:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
07:59:21:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
07:59:21:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
07:59:21:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
07:59:21:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
07:59:23:setup_element:INFO: Performing Elink synchronization
07:59:23:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:59:23:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:59:23:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
07:59:23:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
07:59:23:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
07:59:23:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x0
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x1
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x2
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x3
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x4
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x5
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x6
07:59:23:ST3_emu_feb:DEBUG: Chip address: 0x7
07:59:23:febtest:INFO: Init all SMX (CSA): 30
07:59:36:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:59:37:febtest:INFO: 01-00 | XA-000-08-003-000-005-223-07 | 18.7 | 1177.4
07:59:37:febtest:INFO: 08-01 | XA-000-08-002-003-007-024-00 | 40.9 | 1147.8
07:59:37:febtest:INFO: 03-02 | XA-000-08-002-003-007-125-11 | -0.1 | 1392.5
07:59:37:febtest:INFO: 10-03 | XA-041-08-002-003-007-021-15 | 53.6 | 1088.3
07:59:38:febtest:INFO: 05-04 | XA-040-08-002-003-007-021-04 | 40.9 | 1147.8
07:59:38:febtest:INFO: 12-05 | XA-042-08-002-003-007-021-11 | 60.0 | 1064.3
07:59:38:febtest:INFO: 07-06 | XA-039-08-002-003-007-021-09 | 40.9 | 1147.8
07:59:38:febtest:INFO: 14-07 | XA-043-08-002-003-007-021-00 | 34.6 | 1171.5
07:59:39:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
07:59:41:ST3_smx:INFO: chip: 1-0 21.902970 C 1189.190035 mV
07:59:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:41:ST3_smx:INFO: Electrons
07:59:41:ST3_smx:INFO: # loops 0
07:59:43:ST3_smx:INFO: # loops 1
07:59:45:ST3_smx:INFO: # loops 2
07:59:46:ST3_smx:INFO: # loops 3
07:59:47:ST3_smx:INFO: # loops 4
07:59:49:ST3_smx:INFO: Total # of broken channels: 0
07:59:49:ST3_smx:INFO: List of broken channels: []
07:59:49:ST3_smx:INFO: Total # of broken channels: 1
07:59:49:ST3_smx:INFO: List of broken channels: [73]
07:59:51:ST3_smx:INFO: chip: 8-1 44.073563 C 1153.732915 mV
07:59:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:51:ST3_smx:INFO: Electrons
07:59:51:ST3_smx:INFO: # loops 0
07:59:52:ST3_smx:INFO: # loops 1
07:59:54:ST3_smx:INFO: # loops 2
07:59:55:ST3_smx:INFO: # loops 3
07:59:57:ST3_smx:INFO: # loops 4
07:59:58:ST3_smx:INFO: Total # of broken channels: 0
07:59:58:ST3_smx:INFO: List of broken channels: []
07:59:58:ST3_smx:INFO: Total # of broken channels: 0
07:59:58:ST3_smx:INFO: List of broken channels: []
08:00:00:ST3_smx:INFO: chip: 3-2 -3.285750 C 1578.532875 mV
08:00:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:00:ST3_smx:INFO: Electrons
08:00:00:ST3_smx:INFO: # loops 0
08:00:02:ST3_smx:INFO: # loops 1
08:00:03:ST3_smx:INFO: # loops 2
08:00:05:ST3_smx:INFO: # loops 3
08:00:06:ST3_smx:INFO: # loops 4
08:00:08:ST3_smx:INFO: Total # of broken channels: 0
08:00:08:ST3_smx:INFO: List of broken channels: []
08:00:08:ST3_smx:INFO: Total # of broken channels: 5
08:00:08:ST3_smx:INFO: List of broken channels: [14, 48, 52, 112, 120]
08:00:10:ST3_smx:INFO: chip: 10-3 56.797143 C 1100.211760 mV
08:00:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:10:ST3_smx:INFO: Electrons
08:00:10:ST3_smx:INFO: # loops 0
08:00:11:ST3_smx:INFO: # loops 1
08:00:13:ST3_smx:INFO: # loops 2
08:00:14:ST3_smx:INFO: # loops 3
08:00:16:ST3_smx:INFO: # loops 4
08:00:17:ST3_smx:INFO: Total # of broken channels: 0
08:00:17:ST3_smx:INFO: List of broken channels: []
08:00:17:ST3_smx:INFO: Total # of broken channels: 0
08:00:17:ST3_smx:INFO: List of broken channels: []
08:00:19:ST3_smx:INFO: chip: 5-4 40.898880 C 1153.732915 mV
08:00:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:19:ST3_smx:INFO: Electrons
08:00:19:ST3_smx:INFO: # loops 0
08:00:21:ST3_smx:INFO: # loops 1
08:00:22:ST3_smx:INFO: # loops 2
08:00:24:ST3_smx:INFO: # loops 3
08:00:25:ST3_smx:INFO: # loops 4
08:00:27:ST3_smx:INFO: Total # of broken channels: 0
08:00:27:ST3_smx:INFO: List of broken channels: []
08:00:27:ST3_smx:INFO: Total # of broken channels: 0
08:00:27:ST3_smx:INFO: List of broken channels: []
08:00:28:ST3_smx:INFO: chip: 12-5 63.173842 C 1076.295360 mV
08:00:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:29:ST3_smx:INFO: Electrons
08:00:29:ST3_smx:INFO: # loops 0
08:00:30:ST3_smx:INFO: # loops 1
08:00:31:ST3_smx:INFO: # loops 2
08:00:33:ST3_smx:INFO: # loops 3
08:00:34:ST3_smx:INFO: # loops 4
08:00:36:ST3_smx:INFO: Total # of broken channels: 0
08:00:36:ST3_smx:INFO: List of broken channels: []
08:00:36:ST3_smx:INFO: Total # of broken channels: 0
08:00:36:ST3_smx:INFO: List of broken channels: []
08:00:38:ST3_smx:INFO: chip: 7-6 44.073563 C 1153.732915 mV
08:00:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:38:ST3_smx:INFO: Electrons
08:00:38:ST3_smx:INFO: # loops 0
08:00:39:ST3_smx:INFO: # loops 1
08:00:41:ST3_smx:INFO: # loops 2
08:00:42:ST3_smx:INFO: # loops 3
08:00:44:ST3_smx:INFO: # loops 4
08:00:45:ST3_smx:INFO: Total # of broken channels: 0
08:00:45:ST3_smx:INFO: List of broken channels: []
08:00:45:ST3_smx:INFO: Total # of broken channels: 1
08:00:45:ST3_smx:INFO: List of broken channels: [3]
08:00:47:ST3_smx:INFO: chip: 14-7 37.726682 C 1183.292940 mV
08:00:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:00:47:ST3_smx:INFO: Electrons
08:00:47:ST3_smx:INFO: # loops 0
08:00:49:ST3_smx:INFO: # loops 1
08:00:50:ST3_smx:INFO: # loops 2
08:00:52:ST3_smx:INFO: # loops 3
08:00:53:ST3_smx:INFO: # loops 4
08:00:55:ST3_smx:INFO: Total # of broken channels: 0
08:00:55:ST3_smx:INFO: List of broken channels: []
08:00:55:ST3_smx:INFO: Total # of broken channels: 0
08:00:55:ST3_smx:INFO: List of broken channels: []
08:00:55:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:00:55:febtest:INFO: 01-00 | XA-000-08-003-000-005-223-07 | 21.9 | 1212.7
08:00:56:febtest:INFO: 08-01 | XA-000-08-002-003-007-024-00 | 44.1 | 1177.4
08:00:56:febtest:INFO: 03-02 | XA-000-08-002-003-007-125-11 | -6.4 | 1578.5
08:00:56:febtest:INFO: 10-03 | XA-041-08-002-003-007-021-15 | 56.8 | 1118.1
08:00:56:febtest:INFO: 05-04 | XA-040-08-002-003-007-021-04 | 44.1 | 1171.5
08:00:57:febtest:INFO: 12-05 | XA-042-08-002-003-007-021-11 | 66.4 | 1094.2
08:00:57:febtest:INFO: 07-06 | XA-039-08-002-003-007-021-09 | 47.3 | 1171.5
08:00:57:febtest:INFO: 14-07 | XA-043-08-002-003-007-021-00 | 37.7 | 1201.0
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_09_04-07_58_48
OPERATOR : Olga B.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 1239| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
SENSOR_NAME: 09094 | SIZE: 62x124 | GRADE: B
MODULE_NAME: M8UL6T2010242B2
LADDER_NAME: L8UL601024
------------------------------------------------------------
VI_before_Init : ['2.449', '1.5950', '1.849', '2.0210', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.1000', '1.850', '2.3700', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '2.0110', '1.850', '0.5299', '0.000', '0.0000', '0.000', '0.0000']