Go Back
FEB_1255 28.10.24 13:20:04
TextEdit.txt
13:20:04:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:20:04:ST3_Shared:INFO: FEB-Sensor
13:20:04:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:20:11:ST3_ModuleSelector:INFO: M3DR0T1000541B2
13:20:11:ST3_ModuleSelector:INFO: 08042
13:20:11:febtest:INFO: Testing FEB with SN 1255
13:20:13:smx_tester:INFO: Scanning setup
13:20:13:elinks:INFO: Disabling clock on downlink 0
13:20:13:elinks:INFO: Disabling clock on downlink 1
13:20:13:elinks:INFO: Disabling clock on downlink 2
13:20:13:elinks:INFO: Disabling clock on downlink 3
13:20:13:elinks:INFO: Disabling clock on downlink 4
13:20:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:20:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
13:20:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:20:13:elinks:INFO: Disabling clock on downlink 0
13:20:13:elinks:INFO: Disabling clock on downlink 1
13:20:13:elinks:INFO: Disabling clock on downlink 2
13:20:13:elinks:INFO: Disabling clock on downlink 3
13:20:13:elinks:INFO: Disabling clock on downlink 4
13:20:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:20:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
13:20:13:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
13:20:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:20:13:elinks:INFO: Disabling clock on downlink 0
13:20:13:elinks:INFO: Disabling clock on downlink 1
13:20:13:elinks:INFO: Disabling clock on downlink 2
13:20:13:elinks:INFO: Disabling clock on downlink 3
13:20:13:elinks:INFO: Disabling clock on downlink 4
13:20:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:20:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:20:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:20:13:elinks:INFO: Disabling clock on downlink 0
13:20:13:elinks:INFO: Disabling clock on downlink 1
13:20:13:elinks:INFO: Disabling clock on downlink 2
13:20:13:elinks:INFO: Disabling clock on downlink 3
13:20:13:elinks:INFO: Disabling clock on downlink 4
13:20:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:20:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
13:20:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:20:13:elinks:INFO: Disabling clock on downlink 0
13:20:13:elinks:INFO: Disabling clock on downlink 1
13:20:13:elinks:INFO: Disabling clock on downlink 2
13:20:13:elinks:INFO: Disabling clock on downlink 3
13:20:13:elinks:INFO: Disabling clock on downlink 4
13:20:13:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:20:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
13:20:13:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
13:20:13:setup_element:INFO: Scanning clock phase
13:20:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:20:14:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:20:14:setup_element:INFO: Clock phase scan results for group 0, downlink 1
13:20:14:setup_element:INFO: Eye window for uplink 0 : ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
13:20:14:setup_element:INFO: Eye window for uplink 1 : ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
13:20:14:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
13:20:14:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
13:20:14:setup_element:INFO: Eye window for uplink 4 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
13:20:14:setup_element:INFO: Eye window for uplink 5 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
13:20:14:setup_element:INFO: Eye window for uplink 6 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
13:20:14:setup_element:INFO: Eye window for uplink 7 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
13:20:14:setup_element:INFO: Eye window for uplink 8 : _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
13:20:14:setup_element:INFO: Eye window for uplink 9 : _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
13:20:14:setup_element:INFO: Eye window for uplink 10: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
13:20:14:setup_element:INFO: Eye window for uplink 11: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
13:20:14:setup_element:INFO: Eye window for uplink 12: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
13:20:14:setup_element:INFO: Eye window for uplink 13: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
13:20:14:setup_element:INFO: Eye window for uplink 14: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
13:20:14:setup_element:INFO: Eye window for uplink 15: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
13:20:14:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
==============================================OOO==============================================
13:20:14:setup_element:INFO: Scanning data phases
13:20:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:20:14:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:20:20:setup_element:INFO: Data phase scan results for group 0, downlink 1
13:20:20:setup_element:INFO: Eye window for uplink 0 : ___________XXXXXXX______________________
Data delay found: 34
13:20:20:setup_element:INFO: Eye window for uplink 1 : _______XXXXXX___________________________
Data delay found: 29
13:20:20:setup_element:INFO: Eye window for uplink 2 : _______XXXXXXX__________________________
Data delay found: 30
13:20:20:setup_element:INFO: Eye window for uplink 3 : ____XXXXXXXX____________________________
Data delay found: 27
13:20:20:setup_element:INFO: Eye window for uplink 4 : _______XXXXXX___________________________
Data delay found: 29
13:20:20:setup_element:INFO: Eye window for uplink 5 : ___XXXXXX_______________________________
Data delay found: 25
13:20:20:setup_element:INFO: Eye window for uplink 6 : XXXXXXXX________________________________
Data delay found: 23
13:20:20:setup_element:INFO: Eye window for uplink 7 : XXXXX______________________________XXXXX
Data delay found: 19
13:20:20:setup_element:INFO: Eye window for uplink 8 : __________________________XXXX__________
Data delay found: 7
13:20:20:setup_element:INFO: Eye window for uplink 9 : ______________________________XXXXXX____
Data delay found: 12
13:20:20:setup_element:INFO: Eye window for uplink 10: ___________________________XXXXXXXX_____
Data delay found: 10
13:20:20:setup_element:INFO: Eye window for uplink 11: _______________________________XXXXXXX__
Data delay found: 14
13:20:20:setup_element:INFO: Eye window for uplink 12: ____________________________XXXXX_______
Data delay found: 10
13:20:20:setup_element:INFO: Eye window for uplink 13: _____________________________XXXXXXX____
Data delay found: 12
13:20:20:setup_element:INFO: Eye window for uplink 14: _____________________________XXXXXXXX___
Data delay found: 12
13:20:20:setup_element:INFO: Eye window for uplink 15: ______________________________X_XXXXXXX_
Data delay found: 14
13:20:20:setup_element:INFO: Setting the data phase to 34 for uplink 0
13:20:20:setup_element:INFO: Setting the data phase to 29 for uplink 1
13:20:20:setup_element:INFO: Setting the data phase to 30 for uplink 2
13:20:20:setup_element:INFO: Setting the data phase to 27 for uplink 3
13:20:20:setup_element:INFO: Setting the data phase to 29 for uplink 4
13:20:20:setup_element:INFO: Setting the data phase to 25 for uplink 5
13:20:20:setup_element:INFO: Setting the data phase to 23 for uplink 6
13:20:20:setup_element:INFO: Setting the data phase to 19 for uplink 7
13:20:20:setup_element:INFO: Setting the data phase to 7 for uplink 8
13:20:20:setup_element:INFO: Setting the data phase to 12 for uplink 9
13:20:20:setup_element:INFO: Setting the data phase to 10 for uplink 10
13:20:20:setup_element:INFO: Setting the data phase to 14 for uplink 11
13:20:20:setup_element:INFO: Setting the data phase to 10 for uplink 12
13:20:20:setup_element:INFO: Setting the data phase to 12 for uplink 13
13:20:20:setup_element:INFO: Setting the data phase to 12 for uplink 14
13:20:20:setup_element:INFO: Setting the data phase to 14 for uplink 15
==============================================OOO==============================================
13:20:20:setup_element:INFO: Beginning SMX ASICs map scan
13:20:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:20:20:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:20:20:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
13:20:20:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
13:20:20:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
13:20:20:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
13:20:20:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
13:20:20:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
13:20:20:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
13:20:20:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
13:20:20:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
13:20:20:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
13:20:20:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
13:20:21:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
13:20:21:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
13:20:21:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
13:20:21:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
13:20:21:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
13:20:21:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
13:20:21:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
13:20:21:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
13:20:22:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 0: ______________________________________________________________________XXXXXXXXX_
Uplink 1: ______________________________________________________________________XXXXXXXXX_
Uplink 2: _______________________________________________________________________XXXXXXXX_
Uplink 3: _______________________________________________________________________XXXXXXXX_
Uplink 4: _______________________________________________________________________XXXXXXX__
Uplink 5: _______________________________________________________________________XXXXXXX__
Uplink 6: ________________________________________________________________________XXXXXXX_
Uplink 7: ________________________________________________________________________XXXXXXX_
Uplink 8: _____________________________________________________________________XXXXXXXXX__
Uplink 9: _____________________________________________________________________XXXXXXXXX__
Uplink 10: ______________________________________________________________________XXXXXXXX__
Uplink 11: ______________________________________________________________________XXXXXXXX__
Uplink 12: _____________________________________________________________________XXXXXXXX___
Uplink 13: _____________________________________________________________________XXXXXXXX___
Uplink 14: ______________________________________________________________________XXXXXXXXX_
Uplink 15: ______________________________________________________________________XXXXXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 34
Window Length: 33
Eye Window: ___________XXXXXXX______________________
Uplink 1:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 2:
Optimal Phase: 30
Window Length: 33
Eye Window: _______XXXXXXX__________________________
Uplink 3:
Optimal Phase: 27
Window Length: 32
Eye Window: ____XXXXXXXX____________________________
Uplink 4:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 5:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 6:
Optimal Phase: 23
Window Length: 32
Eye Window: XXXXXXXX________________________________
Uplink 7:
Optimal Phase: 19
Window Length: 30
Eye Window: XXXXX______________________________XXXXX
Uplink 8:
Optimal Phase: 7
Window Length: 36
Eye Window: __________________________XXXX__________
Uplink 9:
Optimal Phase: 12
Window Length: 34
Eye Window: ______________________________XXXXXX____
Uplink 10:
Optimal Phase: 10
Window Length: 32
Eye Window: ___________________________XXXXXXXX_____
Uplink 11:
Optimal Phase: 14
Window Length: 33
Eye Window: _______________________________XXXXXXX__
Uplink 12:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 13:
Optimal Phase: 12
Window Length: 33
Eye Window: _____________________________XXXXXXX____
Uplink 14:
Optimal Phase: 12
Window Length: 32
Eye Window: _____________________________XXXXXXXX___
Uplink 15:
Optimal Phase: 14
Window Length: 31
Eye Window: ______________________________X_XXXXXXX_
==============================================OOO==============================================
13:20:22:setup_element:INFO: Performing Elink synchronization
13:20:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:20:23:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:20:23:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
13:20:23:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
==============================================OOO==============================================
13:20:23:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
13:20:23:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
13:20:23:febtest:INFO: Init all SMX (CSA): 30
13:20:37:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:20:37:febtest:INFO: 01-00 | XA-000-09-004-003-007-021-10 | 31.4 | 1141.9
13:20:37:febtest:INFO: 08-01 | XA-000-09-004-003-006-024-07 | 15.6 | 1177.4
13:20:38:febtest:INFO: 03-02 | XA-000-09-004-003-007-024-10 | 12.4 | 1212.7
13:20:38:febtest:INFO: 10-03 | XA-000-09-004-003-007-010-13 | 25.1 | 1153.7
13:20:38:febtest:INFO: 05-04 | XA-000-09-004-003-007-017-10 | 28.2 | 1153.7
13:20:38:febtest:INFO: 12-05 | XA-000-09-004-003-007-009-13 | 12.4 | 1201.0
13:20:39:febtest:INFO: 07-06 | XA-000-09-004-003-007-020-10 | 18.7 | 1189.2
13:20:39:febtest:INFO: 14-07 | XA-000-09-004-003-007-013-13 | 28.2 | 1147.8
13:20:40:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
13:20:42:ST3_smx:INFO: chip: 1-0 31.389742 C 1153.732915 mV
13:20:42:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:20:42:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:20:42:ST3_smx:INFO: Electrons
13:20:42:ST3_smx:INFO: # loops 0
13:20:44:ST3_smx:INFO: # loops 1
13:20:45:ST3_smx:INFO: # loops 2
13:20:47:ST3_smx:INFO: # loops 3
13:20:48:ST3_smx:INFO: # loops 4
13:20:50:ST3_smx:INFO: Total # of broken channels: 0
13:20:50:ST3_smx:INFO: List of broken channels: []
13:20:50:ST3_smx:INFO: Total # of broken channels: 0
13:20:50:ST3_smx:INFO: List of broken channels: []
13:20:52:ST3_smx:INFO: chip: 8-1 15.590880 C 1189.190035 mV
13:20:52:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:20:52:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:20:52:ST3_smx:INFO: Electrons
13:20:52:ST3_smx:INFO: # loops 0
13:20:53:ST3_smx:INFO: # loops 1
13:20:55:ST3_smx:INFO: # loops 2
13:20:56:ST3_smx:INFO: # loops 3
13:20:58:ST3_smx:INFO: # loops 4
13:20:59:ST3_smx:INFO: Total # of broken channels: 0
13:20:59:ST3_smx:INFO: List of broken channels: []
13:20:59:ST3_smx:INFO: Total # of broken channels: 0
13:20:59:ST3_smx:INFO: List of broken channels: []
13:21:01:ST3_smx:INFO: chip: 3-2 12.438562 C 1224.468235 mV
13:21:01:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:01:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:01:ST3_smx:INFO: Electrons
13:21:01:ST3_smx:INFO: # loops 0
13:21:03:ST3_smx:INFO: # loops 1
13:21:04:ST3_smx:INFO: # loops 2
13:21:06:ST3_smx:INFO: # loops 3
13:21:07:ST3_smx:INFO: # loops 4
13:21:09:ST3_smx:INFO: Total # of broken channels: 0
13:21:09:ST3_smx:INFO: List of broken channels: []
13:21:09:ST3_smx:INFO: Total # of broken channels: 0
13:21:09:ST3_smx:INFO: List of broken channels: []
13:21:10:ST3_smx:INFO: chip: 10-3 25.062742 C 1171.483840 mV
13:21:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:10:ST3_smx:INFO: Electrons
13:21:11:ST3_smx:INFO: # loops 0
13:21:12:ST3_smx:INFO: # loops 1
13:21:14:ST3_smx:INFO: # loops 2
13:21:15:ST3_smx:INFO: # loops 3
13:21:17:ST3_smx:INFO: # loops 4
13:21:18:ST3_smx:INFO: Total # of broken channels: 0
13:21:18:ST3_smx:INFO: List of broken channels: []
13:21:18:ST3_smx:INFO: Total # of broken channels: 0
13:21:18:ST3_smx:INFO: List of broken channels: []
13:21:20:ST3_smx:INFO: chip: 5-4 28.225000 C 1165.571835 mV
13:21:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:20:ST3_smx:INFO: Electrons
13:21:20:ST3_smx:INFO: # loops 0
13:21:22:ST3_smx:INFO: # loops 1
13:21:23:ST3_smx:INFO: # loops 2
13:21:25:ST3_smx:INFO: # loops 3
13:21:26:ST3_smx:INFO: # loops 4
13:21:28:ST3_smx:INFO: Total # of broken channels: 8
13:21:28:ST3_smx:INFO: List of broken channels: [111, 113, 115, 117, 119, 121, 123, 127]
13:21:28:ST3_smx:INFO: Total # of broken channels: 19
13:21:28:ST3_smx:INFO: List of broken channels: [91, 93, 95, 97, 99, 101, 103, 105, 107, 109, 111, 113, 115, 117, 119, 121, 123, 125, 127]
13:21:29:ST3_smx:INFO: chip: 12-5 15.590880 C 1212.728715 mV
13:21:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:29:ST3_smx:INFO: Electrons
13:21:29:ST3_smx:INFO: # loops 0
13:21:31:ST3_smx:INFO: # loops 1
13:21:33:ST3_smx:INFO: # loops 2
13:21:34:ST3_smx:INFO: # loops 3
13:21:36:ST3_smx:INFO: # loops 4
13:21:37:ST3_smx:INFO: Total # of broken channels: 0
13:21:37:ST3_smx:INFO: List of broken channels: []
13:21:37:ST3_smx:INFO: Total # of broken channels: 1
13:21:37:ST3_smx:INFO: List of broken channels: [57]
13:21:39:ST3_smx:INFO: chip: 7-6 18.745682 C 1195.082160 mV
13:21:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:39:ST3_smx:INFO: Electrons
13:21:39:ST3_smx:INFO: # loops 0
13:21:41:ST3_smx:INFO: # loops 1
13:21:42:ST3_smx:INFO: # loops 2
13:21:44:ST3_smx:INFO: # loops 3
13:21:45:ST3_smx:INFO: # loops 4
13:21:47:ST3_smx:INFO: Total # of broken channels: 0
13:21:47:ST3_smx:INFO: List of broken channels: []
13:21:47:ST3_smx:INFO: Total # of broken channels: 1
13:21:47:ST3_smx:INFO: List of broken channels: [64]
13:21:48:ST3_smx:INFO: chip: 14-7 28.225000 C 1159.654860 mV
13:21:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:21:48:ST3_smx:INFO: Electrons
13:21:49:ST3_smx:INFO: # loops 0
13:21:50:ST3_smx:INFO: # loops 1
13:21:52:ST3_smx:INFO: # loops 2
13:21:53:ST3_smx:INFO: # loops 3
13:21:55:ST3_smx:INFO: # loops 4
13:21:56:ST3_smx:INFO: Total # of broken channels: 0
13:21:56:ST3_smx:INFO: List of broken channels: []
13:21:56:ST3_smx:INFO: Total # of broken channels: 1
13:21:56:ST3_smx:INFO: List of broken channels: [0]
13:21:57:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:21:57:febtest:INFO: 01-00 | XA-000-09-004-003-007-021-10 | 34.6 | 1171.5
13:21:57:febtest:INFO: 08-01 | XA-000-09-004-003-006-024-07 | 18.7 | 1212.7
13:21:57:febtest:INFO: 03-02 | XA-000-09-004-003-007-024-10 | 12.4 | 1242.0
13:21:57:febtest:INFO: 10-03 | XA-000-09-004-003-007-010-13 | 25.1 | 1189.2
13:21:58:febtest:INFO: 05-04 | XA-000-09-004-003-007-017-10 | 31.4 | 1183.3
13:21:58:febtest:INFO: 12-05 | XA-000-09-004-003-007-009-13 | 15.6 | 1230.3
13:21:58:febtest:INFO: 07-06 | XA-000-09-004-003-007-020-10 | 21.9 | 1218.6
13:21:58:febtest:INFO: 14-07 | XA-000-09-004-003-007-013-13 | 31.4 | 1177.4
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_10_28-13_20_04
OPERATOR : Alois Alzheimer
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 1255| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
SENSOR_NAME: 08042 | SIZE: 62x42 | GRADE: A
MODULE_NAME: M3DR0T1000541B2
LADDER_NAME: L3DR000054
------------------------------------------------------------
VI_before_Init : ['2.449', '1.9500', '1.849', '2.0440', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0210', '1.850', '2.3350', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9910', '1.850', '0.5339', '0.000', '0.0000', '0.000', '0.0000']
13:22:01:ST3_Shared:INFO: Listo of operators:Olga B.;