Go Back
FEB_1463 23.06.25 08:02:13
TextEdit.txt
08:02:13:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:02:13:ST3_Shared:INFO: FEB-Sensor
08:02:13:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:02:23:ST3_ModuleSelector:INFO: M0DL2T4001094A2
08:02:23:ST3_ModuleSelector:INFO: 25263
08:02:23:febtest:INFO: Testing FEB with SN 1463
==============================================OOO==============================================
08:02:25:smx_tester:INFO: Scanning setup
08:02:25:elinks:INFO: Disabling clock on downlink 0
08:02:25:elinks:INFO: Disabling clock on downlink 1
08:02:25:elinks:INFO: Disabling clock on downlink 2
08:02:25:elinks:INFO: Disabling clock on downlink 3
08:02:25:elinks:INFO: Disabling clock on downlink 4
08:02:25:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:02:25:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:25:elinks:INFO: Disabling clock on downlink 0
08:02:25:elinks:INFO: Disabling clock on downlink 1
08:02:25:elinks:INFO: Disabling clock on downlink 2
08:02:25:elinks:INFO: Disabling clock on downlink 3
08:02:25:elinks:INFO: Disabling clock on downlink 4
08:02:25:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
08:02:25:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
08:02:25:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:25:elinks:INFO: Disabling clock on downlink 0
08:02:25:elinks:INFO: Disabling clock on downlink 1
08:02:25:elinks:INFO: Disabling clock on downlink 2
08:02:25:elinks:INFO: Disabling clock on downlink 3
08:02:25:elinks:INFO: Disabling clock on downlink 4
08:02:25:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:02:25:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:25:elinks:INFO: Disabling clock on downlink 0
08:02:25:elinks:INFO: Disabling clock on downlink 1
08:02:26:elinks:INFO: Disabling clock on downlink 2
08:02:26:elinks:INFO: Disabling clock on downlink 3
08:02:26:elinks:INFO: Disabling clock on downlink 4
08:02:26:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:26:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:02:26:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:26:elinks:INFO: Disabling clock on downlink 0
08:02:26:elinks:INFO: Disabling clock on downlink 1
08:02:26:elinks:INFO: Disabling clock on downlink 2
08:02:26:elinks:INFO: Disabling clock on downlink 3
08:02:26:elinks:INFO: Disabling clock on downlink 4
08:02:26:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:26:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:02:26:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
08:02:26:setup_element:INFO: Scanning clock phase
08:02:26:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:02:26:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:02:26:setup_element:INFO: Clock phase scan results for group 0, downlink 1
08:02:26:setup_element:INFO: Eye window for uplink 0 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:02:26:setup_element:INFO: Eye window for uplink 1 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:02:26:setup_element:INFO: Eye window for uplink 2 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 3 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 4 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:02:26:setup_element:INFO: Eye window for uplink 5 : _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
08:02:26:setup_element:INFO: Eye window for uplink 6 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 7 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 10: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:26:setup_element:INFO: Eye window for uplink 11: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:26:setup_element:INFO: Eye window for uplink 12: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 13: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:26:setup_element:INFO: Eye window for uplink 14: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:02:26:setup_element:INFO: Eye window for uplink 15: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:02:26:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
==============================================OOO==============================================
08:02:26:setup_element:INFO: Scanning data phases
08:02:26:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:02:26:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:02:32:setup_element:INFO: Data phase scan results for group 0, downlink 1
08:02:32:setup_element:INFO: Eye window for uplink 0 : ________________XXXXX___________________
Data delay found: 38
08:02:32:setup_element:INFO: Eye window for uplink 1 : _____________XXXXXX_____________________
Data delay found: 35
08:02:32:setup_element:INFO: Eye window for uplink 2 : ___________XXXXX________________________
Data delay found: 33
08:02:32:setup_element:INFO: Eye window for uplink 3 : __________XXXXXXX_______________________
Data delay found: 33
08:02:32:setup_element:INFO: Eye window for uplink 4 : ____________XXXXXX______________________
Data delay found: 34
08:02:32:setup_element:INFO: Eye window for uplink 5 : __________XXXXXX________________________
Data delay found: 32
08:02:32:setup_element:INFO: Eye window for uplink 6 : __XXXX__________________________________
Data delay found: 23
08:02:32:setup_element:INFO: Eye window for uplink 7 : XXXXX__________________________________X
Data delay found: 21
08:02:32:setup_element:INFO: Eye window for uplink 8 : _________________________________XXXXX__
Data delay found: 15
08:02:32:setup_element:INFO: Eye window for uplink 9 : XXX_________________________________XXXX
Data delay found: 19
08:02:32:setup_element:INFO: Eye window for uplink 10: ________________________________XXXXXXX_
Data delay found: 15
08:02:32:setup_element:INFO: Eye window for uplink 11: __________________________________XXXXX_
Data delay found: 16
08:02:32:setup_element:INFO: Eye window for uplink 12: X__________________________________XXXXX
Data delay found: 17
08:02:32:setup_element:INFO: Eye window for uplink 13: X__________________________________XXXXX
Data delay found: 17
08:02:32:setup_element:INFO: Eye window for uplink 14: XX__________________________________XXXX
Data delay found: 18
08:02:32:setup_element:INFO: Eye window for uplink 15: XXX_________________________________XXXX
Data delay found: 19
08:02:32:setup_element:INFO: Setting the data phase to 38 for uplink 0
08:02:32:setup_element:INFO: Setting the data phase to 35 for uplink 1
08:02:32:setup_element:INFO: Setting the data phase to 33 for uplink 2
08:02:32:setup_element:INFO: Setting the data phase to 33 for uplink 3
08:02:32:setup_element:INFO: Setting the data phase to 34 for uplink 4
08:02:32:setup_element:INFO: Setting the data phase to 32 for uplink 5
08:02:32:setup_element:INFO: Setting the data phase to 23 for uplink 6
08:02:32:setup_element:INFO: Setting the data phase to 21 for uplink 7
08:02:32:setup_element:INFO: Setting the data phase to 15 for uplink 8
08:02:32:setup_element:INFO: Setting the data phase to 19 for uplink 9
08:02:32:setup_element:INFO: Setting the data phase to 15 for uplink 10
08:02:32:setup_element:INFO: Setting the data phase to 16 for uplink 11
08:02:32:setup_element:INFO: Setting the data phase to 17 for uplink 12
08:02:32:setup_element:INFO: Setting the data phase to 17 for uplink 13
08:02:32:setup_element:INFO: Setting the data phase to 18 for uplink 14
08:02:32:setup_element:INFO: Setting the data phase to 19 for uplink 15
==============================================OOO==============================================
08:02:32:setup_element:INFO: Beginning SMX ASICs map scan
08:02:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:02:32:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:02:32:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:02:32:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:02:32:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:02:32:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
08:02:32:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
08:02:32:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
08:02:32:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
08:02:32:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
08:02:32:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
08:02:32:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
08:02:32:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
08:02:33:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
08:02:33:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
08:02:33:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
08:02:33:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
08:02:33:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
08:02:33:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
08:02:33:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
08:02:33:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
08:02:34:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXXX_
Uplink 1: _______________________________________________________________________XXXXXXXX_
Uplink 2: ______________________________________________________________________XXXXXXXX__
Uplink 3: ______________________________________________________________________XXXXXXXX__
Uplink 4: _______________________________________________________________________XXXXXXXX_
Uplink 5: _______________________________________________________________________XXXXXXXX_
Uplink 6: ______________________________________________________________________XXXXXXX___
Uplink 7: ______________________________________________________________________XXXXXXX___
Uplink 8: ______________________________________________________________________XXXXXXXX__
Uplink 9: ______________________________________________________________________XXXXXXXX__
Uplink 10: _____________________________________________________________________XXXXXXXX___
Uplink 11: _____________________________________________________________________XXXXXXXX___
Uplink 12: ______________________________________________________________________XXXXXXXX__
Uplink 13: ______________________________________________________________________XXXXXXXX__
Uplink 14: _______________________________________________________________________XXXXXXX__
Uplink 15: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 0:
Optimal Phase: 38
Window Length: 35
Eye Window: ________________XXXXX___________________
Uplink 1:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 2:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 3:
Optimal Phase: 33
Window Length: 33
Eye Window: __________XXXXXXX_______________________
Uplink 4:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 5:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 6:
Optimal Phase: 23
Window Length: 36
Eye Window: __XXXX__________________________________
Uplink 7:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 8:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 9:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 10:
Optimal Phase: 15
Window Length: 33
Eye Window: ________________________________XXXXXXX_
Uplink 11:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 12:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 13:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 14:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 15:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
==============================================OOO==============================================
08:02:34:setup_element:INFO: Performing Elink synchronization
08:02:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:02:35:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:02:35:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:02:35:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
==============================================OOO==============================================
08:02:35:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
08:02:35:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x0
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x1
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x2
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x3
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x4
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x5
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x6
08:02:35:ST3_emu_feb:DEBUG: Chip address: 0x7
08:02:35:febtest:INFO: Init all SMX (CSA): 30
08:02:50:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:02:50:febtest:INFO: 01-00 | XA-000-09-004-016-016-006-07 | 34.6 | 1159.7
08:02:50:febtest:INFO: 08-01 | XA-000-09-004-016-013-005-12 | 40.9 | 1118.1
08:02:51:febtest:INFO: 03-02 | XA-000-09-004-016-013-006-12 | 40.9 | 1141.9
08:02:51:febtest:INFO: 10-03 | XA-000-09-004-016-010-006-04 | 31.4 | 1165.6
08:02:51:febtest:INFO: 05-04 | XA-000-09-004-016-013-004-12 | 34.6 | 1159.7
08:02:51:febtest:INFO: 12-05 | XA-000-09-004-016-013-007-12 | 37.7 | 1135.9
08:02:51:febtest:INFO: 07-06 | XA-000-09-004-011-010-003-05 | 40.9 | 1135.9
08:02:52:febtest:INFO: 14-07 | XA-000-09-004-016-010-005-04 | 31.4 | 1153.7
08:02:53:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
08:02:55:ST3_smx:INFO: chip: 1-0 37.726682 C 1171.483840 mV
08:02:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:02:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:02:55:ST3_smx:INFO: Electrons
08:03:01:ST3_smx:INFO: Total # of broken channels: 7
08:03:01:ST3_smx:INFO: List of broken channels: [12, 21, 38, 47, 71, 78, 105]
08:03:01:ST3_smx:INFO: Total # of broken channels: 0
08:03:01:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:03:03:ST3_smx:INFO: chip: 8-1 44.073563 C 1129.995435 mV
08:03:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:03:ST3_smx:INFO: Electrons
08:03:10:ST3_smx:INFO: Total # of broken channels: 7
08:03:10:ST3_smx:INFO: List of broken channels: [8, 12, 14, 24, 52, 98, 109]
08:03:10:ST3_smx:INFO: Total # of broken channels: 0
08:03:10:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:03:12:ST3_smx:INFO: chip: 3-2 40.898880 C 1153.732915 mV
08:03:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:12:ST3_smx:INFO: Electrons
08:03:18:ST3_smx:INFO: Total # of broken channels: 11
08:03:18:ST3_smx:INFO: List of broken channels: [6, 24, 39, 52, 67, 83, 84, 88, 110, 120, 122]
08:03:18:ST3_smx:INFO: Total # of broken channels: 0
08:03:18:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:03:20:ST3_smx:INFO: chip: 10-3 31.389742 C 1177.390875 mV
08:03:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:20:ST3_smx:INFO: Electrons
08:03:27:ST3_smx:INFO: Total # of broken channels: 6
08:03:27:ST3_smx:INFO: List of broken channels: [13, 25, 27, 108, 113, 115]
08:03:27:ST3_smx:INFO: Total # of broken channels: 0
08:03:27:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:03:29:ST3_smx:INFO: chip: 5-4 34.556970 C 1171.483840 mV
08:03:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:29:ST3_smx:INFO: Electrons
08:03:36:ST3_smx:INFO: Total # of broken channels: 6
08:03:36:ST3_smx:INFO: List of broken channels: [40, 49, 67, 92, 118, 121]
08:03:36:ST3_smx:INFO: Total # of broken channels: 0
08:03:36:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:03:37:ST3_smx:INFO: chip: 12-5 37.726682 C 1147.806000 mV
08:03:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:37:ST3_smx:INFO: Electrons
08:03:44:ST3_smx:INFO: Total # of broken channels: 3
08:03:44:ST3_smx:INFO: List of broken channels: [23, 90, 124]
08:03:44:ST3_smx:INFO: Total # of broken channels: 0
08:03:44:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:03:46:ST3_smx:INFO: chip: 7-6 44.073563 C 1147.806000 mV
08:03:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:46:ST3_smx:INFO: Electrons
08:03:53:ST3_smx:INFO: Total # of broken channels: 4
08:03:53:ST3_smx:INFO: List of broken channels: [0, 1, 27, 120]
08:03:53:ST3_smx:INFO: Total # of broken channels: 0
08:03:53:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:03:55:ST3_smx:INFO: chip: 14-7 34.556970 C 1165.571835 mV
08:03:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:55:ST3_smx:INFO: Electrons
08:04:01:ST3_smx:INFO: Total # of broken channels: 9
08:04:01:ST3_smx:INFO: List of broken channels: [11, 13, 34, 44, 64, 69, 76, 82, 100]
08:04:01:ST3_smx:INFO: Total # of broken channels: 0
08:04:01:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:04:02:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:04:02:febtest:INFO: 01-00 | XA-000-09-004-016-016-006-07 | 37.7 | 1201.0
08:04:02:febtest:INFO: 08-01 | XA-000-09-004-016-013-005-12 | 44.1 | 1153.7
08:04:02:febtest:INFO: 03-02 | XA-000-09-004-016-013-006-12 | 44.1 | 1171.5
08:04:03:febtest:INFO: 10-03 | XA-000-09-004-016-010-006-04 | 31.4 | 1201.0
08:04:03:febtest:INFO: 05-04 | XA-000-09-004-016-013-004-12 | 37.7 | 1195.1
08:04:03:febtest:INFO: 12-05 | XA-000-09-004-016-013-007-12 | 40.9 | 1171.5
08:04:03:febtest:INFO: 07-06 | XA-000-09-004-011-010-003-05 | 44.1 | 1165.6
08:04:03:febtest:INFO: 14-07 | XA-000-09-004-016-010-005-04 | 34.6 | 1189.2
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 25_06_23-08_02_13
OPERATOR : Hannah M.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 1463| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
AMP_MODE : STS
------------------------------------------------------------
SENSOR_NAME: 25263 | SIZE: 62x62 | GRADE: A
MODULE_NAME: M0DL2T4001094A2
LADDER_NAME: L0DL200109
------------------------------------------------------------
VI_before_Init : ['2.449', '1.4650', '1.848', '2.0170', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0550', '1.850', '2.3650', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '2.0030', '1.850', '0.5320', '0.000', '0.0000', '0.000', '0.0000']