Go Back
FEB_1469 01.08.25 15:28:55
TextEdit.txt
15:28:55:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:28:55:ST3_Shared:INFO: FEB-Microcable
15:28:55:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:28:55:febtest:INFO: Testing FEB with SN 1469
==============================================OOO==============================================
15:28:57:smx_tester:INFO: Scanning setup
15:28:57:elinks:INFO: Disabling clock on downlink 0
15:28:57:elinks:INFO: Disabling clock on downlink 1
15:28:57:elinks:INFO: Disabling clock on downlink 2
15:28:57:elinks:INFO: Disabling clock on downlink 3
15:28:57:elinks:INFO: Disabling clock on downlink 4
15:28:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:28:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
15:28:57:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:28:57:elinks:INFO: Disabling clock on downlink 0
15:28:57:elinks:INFO: Disabling clock on downlink 1
15:28:57:elinks:INFO: Disabling clock on downlink 2
15:28:57:elinks:INFO: Disabling clock on downlink 3
15:28:57:elinks:INFO: Disabling clock on downlink 4
15:28:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:28:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
15:28:57:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
15:28:57:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:28:57:elinks:INFO: Disabling clock on downlink 0
15:28:57:elinks:INFO: Disabling clock on downlink 1
15:28:57:elinks:INFO: Disabling clock on downlink 2
15:28:57:elinks:INFO: Disabling clock on downlink 3
15:28:57:elinks:INFO: Disabling clock on downlink 4
15:28:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:28:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:28:57:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:28:57:elinks:INFO: Disabling clock on downlink 0
15:28:57:elinks:INFO: Disabling clock on downlink 1
15:28:57:elinks:INFO: Disabling clock on downlink 2
15:28:57:elinks:INFO: Disabling clock on downlink 3
15:28:57:elinks:INFO: Disabling clock on downlink 4
15:28:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:28:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
15:28:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:28:58:elinks:INFO: Disabling clock on downlink 0
15:28:58:elinks:INFO: Disabling clock on downlink 1
15:28:58:elinks:INFO: Disabling clock on downlink 2
15:28:58:elinks:INFO: Disabling clock on downlink 3
15:28:58:elinks:INFO: Disabling clock on downlink 4
15:28:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:28:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
15:28:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
15:28:58:setup_element:INFO: Scanning clock phase
15:28:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:28:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
15:28:58:setup_element:INFO: Clock phase scan results for group 0, downlink 1
15:28:58:setup_element:INFO: Eye window for uplink 0 : _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
15:28:58:setup_element:INFO: Eye window for uplink 1 : _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
15:28:58:setup_element:INFO: Eye window for uplink 2 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
15:28:58:setup_element:INFO: Eye window for uplink 3 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
15:28:58:setup_element:INFO: Eye window for uplink 4 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
15:28:58:setup_element:INFO: Eye window for uplink 5 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
15:28:58:setup_element:INFO: Eye window for uplink 6 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
15:28:58:setup_element:INFO: Eye window for uplink 7 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
15:28:58:setup_element:INFO: Eye window for uplink 8 : ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
15:28:58:setup_element:INFO: Eye window for uplink 9 : ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
15:28:58:setup_element:INFO: Eye window for uplink 10: ________________________________________________________________________________
Clock Delay: 40
15:28:58:setup_element:INFO: Eye window for uplink 11: ________________________________________________________________________________
Clock Delay: 40
15:28:58:setup_element:INFO: Eye window for uplink 12: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
15:28:58:setup_element:INFO: Eye window for uplink 13: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
15:28:58:setup_element:INFO: Eye window for uplink 14: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
15:28:58:setup_element:INFO: Eye window for uplink 15: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
15:28:58:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
==============================================OOO==============================================
15:28:58:setup_element:INFO: Scanning data phases
15:28:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:28:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
15:29:04:setup_element:INFO: Data phase scan results for group 0, downlink 1
15:29:04:setup_element:INFO: Eye window for uplink 0 : ________________XXXXXX__________________
Data delay found: 38
15:29:04:setup_element:INFO: Eye window for uplink 1 : ______________XXXXXX____________________
Data delay found: 36
15:29:04:setup_element:INFO: Eye window for uplink 2 : ____________XXXX________________________
Data delay found: 33
15:29:04:setup_element:INFO: Eye window for uplink 3 : ____________XXXXX_______________________
Data delay found: 34
15:29:04:setup_element:INFO: Eye window for uplink 4 : ______XXXXXX____________________________
Data delay found: 28
15:29:04:setup_element:INFO: Eye window for uplink 5 : _____XXXXXX_____________________________
Data delay found: 27
15:29:04:setup_element:INFO: Eye window for uplink 6 : XXXXX__________________________________X
Data delay found: 21
15:29:04:setup_element:INFO: Eye window for uplink 7 : XXX_________________________________XXXX
Data delay found: 19
15:29:04:setup_element:INFO: Eye window for uplink 8 : ______________________________XXXXX_____
Data delay found: 12
15:29:04:setup_element:INFO: Eye window for uplink 9 : ________________________________XXXXXXX_
Data delay found: 15
15:29:04:setup_element:INFO: Eye window for uplink 10: _____________________________XXXXXX_____
Data delay found: 11
15:29:04:setup_element:INFO: Eye window for uplink 11: ______________________________XXXXXX____
Data delay found: 12
15:29:04:setup_element:INFO: Eye window for uplink 12: _______________________________XXXXX____
Data delay found: 13
15:29:04:setup_element:INFO: Eye window for uplink 13: _______________________________XXXXX____
Data delay found: 13
15:29:04:setup_element:INFO: Eye window for uplink 14: _________________________________XXXXX__
Data delay found: 15
15:29:04:setup_element:INFO: Eye window for uplink 15: __________________________________XXXXX_
Data delay found: 16
15:29:04:setup_element:INFO: Setting the data phase to 38 for uplink 0
15:29:04:setup_element:INFO: Setting the data phase to 36 for uplink 1
15:29:04:setup_element:INFO: Setting the data phase to 33 for uplink 2
15:29:04:setup_element:INFO: Setting the data phase to 34 for uplink 3
15:29:04:setup_element:INFO: Setting the data phase to 28 for uplink 4
15:29:04:setup_element:INFO: Setting the data phase to 27 for uplink 5
15:29:04:setup_element:INFO: Setting the data phase to 21 for uplink 6
15:29:04:setup_element:INFO: Setting the data phase to 19 for uplink 7
15:29:04:setup_element:INFO: Setting the data phase to 12 for uplink 8
15:29:04:setup_element:INFO: Setting the data phase to 15 for uplink 9
15:29:04:setup_element:INFO: Setting the data phase to 11 for uplink 10
15:29:04:setup_element:INFO: Setting the data phase to 12 for uplink 11
15:29:04:setup_element:INFO: Setting the data phase to 13 for uplink 12
15:29:04:setup_element:INFO: Setting the data phase to 13 for uplink 13
15:29:04:setup_element:INFO: Setting the data phase to 15 for uplink 14
15:29:04:setup_element:INFO: Setting the data phase to 16 for uplink 15
==============================================OOO==============================================
15:29:04:setup_element:INFO: Beginning SMX ASICs map scan
15:29:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:29:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
15:29:04:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
15:29:04:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
15:29:04:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
15:29:04:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
15:29:04:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
15:29:04:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
15:29:04:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
15:29:04:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
15:29:04:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
15:29:04:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
15:29:04:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
15:29:05:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
15:29:05:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
15:29:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
15:29:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
15:29:05:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
15:29:05:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
15:29:05:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
15:29:05:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
15:29:06:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 68
Eye Windows:
Uplink 0: _______________________________________________________________________XXXXXXXXX
Uplink 1: _______________________________________________________________________XXXXXXXXX
Uplink 2: ______________________________________________________________________XXXXXXXX__
Uplink 3: ______________________________________________________________________XXXXXXXX__
Uplink 4: _____________________________________________________________________XXXXXXXX___
Uplink 5: _____________________________________________________________________XXXXXXXX___
Uplink 6: _____________________________________________________________________XXXXXXXX___
Uplink 7: _____________________________________________________________________XXXXXXXX___
Uplink 8: ____________________________________________________________________XXXXXXXXX___
Uplink 9: ____________________________________________________________________XXXXXXXXX___
Uplink 10: ________________________________________________________________________________
Uplink 11: ________________________________________________________________________________
Uplink 12: ____________________________________________________________________XXXXXXX_____
Uplink 13: ____________________________________________________________________XXXXXXX_____
Uplink 14: ______________________________________________________________________XXXXXXX___
Uplink 15: ______________________________________________________________________XXXXXXX___
Data phase characteristics:
Uplink 0:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 1:
Optimal Phase: 36
Window Length: 34
Eye Window: ______________XXXXXX____________________
Uplink 2:
Optimal Phase: 33
Window Length: 36
Eye Window: ____________XXXX________________________
Uplink 3:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 4:
Optimal Phase: 28
Window Length: 34
Eye Window: ______XXXXXX____________________________
Uplink 5:
Optimal Phase: 27
Window Length: 34
Eye Window: _____XXXXXX_____________________________
Uplink 6:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 7:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 8:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 9:
Optimal Phase: 15
Window Length: 33
Eye Window: ________________________________XXXXXXX_
Uplink 10:
Optimal Phase: 11
Window Length: 34
Eye Window: _____________________________XXXXXX_____
Uplink 11:
Optimal Phase: 12
Window Length: 34
Eye Window: ______________________________XXXXXX____
Uplink 12:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 13:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 14:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 15:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
==============================================OOO==============================================
15:29:06:setup_element:INFO: Performing Elink synchronization
15:29:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:29:06:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
15:29:06:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
15:29:07:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
==============================================OOO==============================================
15:29:07:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
15:29:07:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x0
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x1
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x2
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x3
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x4
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x5
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x6
15:29:07:ST3_emu_feb:DEBUG: Chip address: 0x7
15:29:07:febtest:INFO: Init all SMX (CSA): 30
15:29:22:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:29:22:febtest:INFO: 01-00 | XA-000-09-004-025-005-005-07 | 18.7 | 1218.6
15:29:22:febtest:INFO: 08-01 | XA-000-09-004-043-009-023-11 | 56.8 | 1094.2
15:29:22:febtest:INFO: 03-02 | XA-000-09-004-025-005-007-07 | 44.1 | 1124.0
15:29:23:febtest:INFO: 10-03 | XA-000-09-004-043-012-021-00 | 25.1 | 1201.0
15:29:23:febtest:INFO: 05-04 | XA-000-09-004-025-008-006-00 | 40.9 | 1141.9
15:29:23:febtest:INFO: 12-05 | XA-000-09-004-043-015-021-14 | 15.6 | 1230.3
15:29:23:febtest:INFO: 07-06 | XA-000-09-004-043-006-009-08 | 31.4 | 1189.2
15:29:24:febtest:INFO: 14-07 | XA-000-09-004-043-012-023-00 | 31.4 | 1171.5
15:29:25:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
15:29:27:ST3_smx:INFO: chip: 1-0 18.745682 C 1230.330540 mV
15:29:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:27:ST3_smx:INFO: Electrons
15:29:32:ST3_smx:INFO: Total # of broken channels: 6
15:29:32:ST3_smx:INFO: List of broken channels: [8, 11, 23, 32, 77, 106]
15:29:32:ST3_smx:INFO: Total # of broken channels: 0
15:29:32:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:29:33:ST3_smx:INFO: chip: 8-1 56.797143 C 1106.178435 mV
15:29:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:33:ST3_smx:INFO: Electrons
15:29:38:ST3_smx:INFO: Total # of broken channels: 9
15:29:38:ST3_smx:INFO: List of broken channels: [8, 12, 42, 74, 92, 94, 106, 109, 123]
15:29:38:ST3_smx:INFO: Total # of broken channels: 0
15:29:38:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:29:40:ST3_smx:INFO: chip: 3-2 47.250730 C 1135.937260 mV
15:29:40:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:40:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:40:ST3_smx:INFO: Electrons
15:29:45:ST3_smx:INFO: Total # of broken channels: 6
15:29:45:ST3_smx:INFO: List of broken channels: [0, 65, 93, 112, 119, 127]
15:29:45:ST3_smx:INFO: Total # of broken channels: 30
15:29:45:ST3_smx:INFO: List of broken channels: [40, 44, 46, 58, 60, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 127]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:29:47:ST3_smx:INFO: chip: 10-3 25.062742 C 1218.600960 mV
15:29:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:47:ST3_smx:INFO: Electrons
15:29:51:ST3_smx:INFO: Total # of broken channels: 9
15:29:51:ST3_smx:INFO: List of broken channels: [2, 3, 5, 30, 37, 46, 51, 84, 118]
15:29:51:ST3_smx:INFO: Total # of broken channels: 0
15:29:51:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:29:53:ST3_smx:INFO: chip: 5-4 40.898880 C 1153.732915 mV
15:29:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:29:53:ST3_smx:INFO: Electrons
15:29:58:ST3_smx:INFO: Total # of broken channels: 5
15:29:58:ST3_smx:INFO: List of broken channels: [43, 47, 57, 58, 70]
15:29:58:ST3_smx:INFO: Total # of broken channels: 0
15:29:58:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:30:00:ST3_smx:INFO: chip: 12-5 15.590880 C 1247.887635 mV
15:30:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:30:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:30:00:ST3_smx:INFO: Electrons
15:30:04:ST3_smx:INFO: Total # of broken channels: 5
15:30:04:ST3_smx:INFO: List of broken channels: [53, 55, 75, 87, 92]
15:30:04:ST3_smx:INFO: Total # of broken channels: 0
15:30:04:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:30:06:ST3_smx:INFO: chip: 7-6 31.389742 C 1200.969315 mV
15:30:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:30:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:30:06:ST3_smx:INFO: Electrons
15:30:11:ST3_smx:INFO: Total # of broken channels: 9
15:30:11:ST3_smx:INFO: List of broken channels: [0, 54, 58, 86, 108, 112, 113, 117, 124]
15:30:11:ST3_smx:INFO: Total # of broken channels: 0
15:30:11:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:30:13:ST3_smx:INFO: chip: 14-7 31.389742 C 1183.292940 mV
15:30:13:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:30:13:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:30:13:ST3_smx:INFO: Electrons
15:30:18:ST3_smx:INFO: Total # of broken channels: 7
15:30:18:ST3_smx:INFO: List of broken channels: [19, 30, 33, 66, 73, 95, 113]
15:30:18:ST3_smx:INFO: Total # of broken channels: 0
15:30:18:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
15:30:18:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:30:18:febtest:INFO: 01-00 | XA-000-09-004-025-005-005-07 | 21.9 | 1253.7
15:30:18:febtest:INFO: 08-01 | XA-000-09-004-043-009-023-11 | 56.8 | 1130.0
15:30:19:febtest:INFO: 03-02 | XA-000-09-004-025-005-007-07 | 47.3 | 1159.7
15:30:19:febtest:INFO: 10-03 | XA-000-09-004-043-012-021-00 | 25.1 | 1236.2
15:30:19:febtest:INFO: 05-04 | XA-000-09-004-025-008-006-00 | 44.1 | 1171.5
15:30:19:febtest:INFO: 12-05 | XA-000-09-004-043-015-021-14 | 15.6 | 1265.4
15:30:19:febtest:INFO: 07-06 | XA-000-09-004-043-006-009-08 | 31.4 | 1224.5
15:30:20:febtest:INFO: 14-07 | XA-000-09-004-043-012-023-00 | 34.6 | 1206.9
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_08_01-15_28_55
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 1469| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.449', '1.5260', '1.849', '2.2170', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0330', '1.850', '2.3000', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9720', '1.850', '0.5181', '0.000', '0.0000', '0.000', '0.0000']