Go Back
FEB_2009 02.08.23 15:03:36
TextEdit.txt
15:02:38:ST3_hmp4040:INFO: HAMEG,HMP2030,017836163,HW50010002/SW2.30
15:02:38:febtest:INFO: FEB8.2 selected
15:02:38:febtest:INFO: FEB8.2 selected
15:03:14:ST3_Shared:INFO: Listo of operators:Oleksandr S.;
15:03:15:ST3_Shared:INFO: Listo of operators:Oleksandr S.; Robert V.;
15:03:30:smx_tester:INFO: Setting Elink clock mode to 160 MHz
15:03:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:03:36:ST3_Shared:INFO: --------------------------FEB-ASIC--------------------------
15:03:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:03:37:febtest:INFO: Tsting FEB with SN 2009
15:03:38:smx_tester:INFO: Scanning setup
15:03:38:elinks:INFO: Disabling clock on downlink 0
15:03:38:elinks:INFO: Disabling clock on downlink 1
15:03:38:elinks:INFO: Disabling clock on downlink 2
15:03:38:elinks:INFO: Disabling clock on downlink 3
15:03:38:elinks:INFO: Disabling clock on downlink 4
15:03:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:03:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
15:03:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:03:38:elinks:INFO: Disabling clock on downlink 0
15:03:38:elinks:INFO: Disabling clock on downlink 1
15:03:38:elinks:INFO: Disabling clock on downlink 2
15:03:38:elinks:INFO: Disabling clock on downlink 3
15:03:38:elinks:INFO: Disabling clock on downlink 4
15:03:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:03:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:03:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:03:38:elinks:INFO: Disabling clock on downlink 0
15:03:38:elinks:INFO: Disabling clock on downlink 1
15:03:38:elinks:INFO: Disabling clock on downlink 2
15:03:38:elinks:INFO: Disabling clock on downlink 3
15:03:38:elinks:INFO: Disabling clock on downlink 4
15:03:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:03:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
15:03:38:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
15:03:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:03:38:elinks:INFO: Disabling clock on downlink 0
15:03:38:elinks:INFO: Disabling clock on downlink 1
15:03:38:elinks:INFO: Disabling clock on downlink 2
15:03:38:elinks:INFO: Disabling clock on downlink 3
15:03:38:elinks:INFO: Disabling clock on downlink 4
15:03:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:03:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
15:03:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:03:38:elinks:INFO: Disabling clock on downlink 0
15:03:38:elinks:INFO: Disabling clock on downlink 1
15:03:38:elinks:INFO: Disabling clock on downlink 2
15:03:39:elinks:INFO: Disabling clock on downlink 3
15:03:39:elinks:INFO: Disabling clock on downlink 4
15:03:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:03:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
15:03:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:03:39:setup_element:INFO: Scanning clock phase
15:03:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:03:39:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:03:39:setup_element:INFO: Clock phase scan results for group 0, downlink 2
15:03:39:setup_element:INFO: Eye window for uplink 16: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
15:03:39:setup_element:INFO: Eye window for uplink 17: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
15:03:39:setup_element:INFO: Eye window for uplink 18: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
15:03:39:setup_element:INFO: Eye window for uplink 19: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
15:03:39:setup_element:INFO: Eye window for uplink 20: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
15:03:39:setup_element:INFO: Eye window for uplink 21: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
15:03:39:setup_element:INFO: Eye window for uplink 22: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
15:03:39:setup_element:INFO: Eye window for uplink 23: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
15:03:39:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
15:03:39:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
15:03:39:setup_element:INFO: Eye window for uplink 26: ________________________________________________________________________________
Clock Delay: 40
15:03:39:setup_element:INFO: Eye window for uplink 27: ________________________________________________________________________________
Clock Delay: 40
15:03:39:setup_element:INFO: Eye window for uplink 28: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
15:03:39:setup_element:INFO: Eye window for uplink 29: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
15:03:39:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
15:03:39:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
15:03:39:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
15:03:39:setup_element:INFO: Scanning data phases
15:03:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:03:39:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:03:44:setup_element:INFO: Data phase scan results for group 0, downlink 2
15:03:44:setup_element:INFO: Eye window for uplink 16: XXX___________________________________XX
Data delay found: 20
15:03:44:setup_element:INFO: Eye window for uplink 17: __________________________________XXXX__
Data delay found: 15
15:03:44:setup_element:INFO: Eye window for uplink 18: XXX__________________________________XXX
Data delay found: 19
15:03:45:setup_element:INFO: Eye window for uplink 19: __________________________________XXXXX_
Data delay found: 16
15:03:45:setup_element:INFO: Eye window for uplink 20: XX___________________________________XXX
Data delay found: 19
15:03:45:setup_element:INFO: Eye window for uplink 21: X___________________________________XXXX
Data delay found: 18
15:03:45:setup_element:INFO: Eye window for uplink 22: XX___________________________________XXX
Data delay found: 19
15:03:45:setup_element:INFO: Eye window for uplink 23: ___________________________________XXXX_
Data delay found: 16
15:03:45:setup_element:INFO: Eye window for uplink 24: _____XXXXX______________________________
Data delay found: 27
15:03:45:setup_element:INFO: Eye window for uplink 25: ________XXXX____________________________
Data delay found: 29
15:03:45:setup_element:INFO: Eye window for uplink 26: ________XXXXX___________________________
Data delay found: 30
15:03:45:setup_element:INFO: Eye window for uplink 27: ___________XXXXX________________________
Data delay found: 33
15:03:45:setup_element:INFO: Eye window for uplink 28: ____________XXXXX_______________________
Data delay found: 34
15:03:45:setup_element:INFO: Eye window for uplink 29: _____________XXXXXX_____________________
Data delay found: 35
15:03:45:setup_element:INFO: Eye window for uplink 30: ________________XXXXXX__________________
Data delay found: 38
15:03:45:setup_element:INFO: Eye window for uplink 31: ______________XXXXXXX___________________
Data delay found: 37
15:03:45:setup_element:INFO: Setting the data phase to 20 for uplink 16
15:03:45:setup_element:INFO: Setting the data phase to 15 for uplink 17
15:03:45:setup_element:INFO: Setting the data phase to 19 for uplink 18
15:03:45:setup_element:INFO: Setting the data phase to 16 for uplink 19
15:03:45:setup_element:INFO: Setting the data phase to 19 for uplink 20
15:03:45:setup_element:INFO: Setting the data phase to 18 for uplink 21
15:03:45:setup_element:INFO: Setting the data phase to 19 for uplink 22
15:03:45:setup_element:INFO: Setting the data phase to 16 for uplink 23
15:03:45:setup_element:INFO: Setting the data phase to 27 for uplink 24
15:03:45:setup_element:INFO: Setting the data phase to 29 for uplink 25
15:03:45:setup_element:INFO: Setting the data phase to 30 for uplink 26
15:03:45:setup_element:INFO: Setting the data phase to 33 for uplink 27
15:03:45:setup_element:INFO: Setting the data phase to 34 for uplink 28
15:03:45:setup_element:INFO: Setting the data phase to 35 for uplink 29
15:03:45:setup_element:INFO: Setting the data phase to 38 for uplink 30
15:03:45:setup_element:INFO: Setting the data phase to 37 for uplink 31
15:03:45:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXX__
Uplink 17: _______________________________________________________________________XXXXXXX__
Uplink 18: ______________________________________________________________________XXXXXXXX__
Uplink 19: ______________________________________________________________________XXXXXXXX__
Uplink 20: ______________________________________________________________________XXXXXXX___
Uplink 21: ______________________________________________________________________XXXXXXX___
Uplink 22: ______________________________________________________________________XXXXXXXX__
Uplink 23: ______________________________________________________________________XXXXXXXX__
Uplink 24: _____________________________________________________________________XXXXXXXX___
Uplink 25: _____________________________________________________________________XXXXXXXX___
Uplink 26: ________________________________________________________________________________
Uplink 27: ________________________________________________________________________________
Uplink 28: _______________________________________________________________________XXXXXXXX_
Uplink 29: _______________________________________________________________________XXXXXXXX_
Uplink 30: _______________________________________________________________________XXXXXXXX_
Uplink 31: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 16:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 17:
Optimal Phase: 15
Window Length: 36
Eye Window: __________________________________XXXX__
Uplink 18:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 19:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 20:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 21:
Optimal Phase: 18
Window Length: 35
Eye Window: X___________________________________XXXX
Uplink 22:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 23:
Optimal Phase: 16
Window Length: 36
Eye Window: ___________________________________XXXX_
Uplink 24:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 25:
Optimal Phase: 29
Window Length: 36
Eye Window: ________XXXX____________________________
Uplink 26:
Optimal Phase: 30
Window Length: 35
Eye Window: ________XXXXX___________________________
Uplink 27:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 28:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 29:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 30:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 31:
Optimal Phase: 37
Window Length: 33
Eye Window: ______________XXXXXXX___________________
]
15:03:45:setup_element:INFO: Beginning SMX ASICs map scan
15:03:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:03:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:03:45:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:03:45:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
15:03:45:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
15:03:45:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
15:03:45:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
15:03:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
15:03:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
15:03:45:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
15:03:45:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
15:03:45:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
15:03:45:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
15:03:45:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
15:03:45:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
15:03:46:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
15:03:46:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
15:03:46:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
15:03:46:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
15:03:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
15:03:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
15:03:47:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXX__
Uplink 17: _______________________________________________________________________XXXXXXX__
Uplink 18: ______________________________________________________________________XXXXXXXX__
Uplink 19: ______________________________________________________________________XXXXXXXX__
Uplink 20: ______________________________________________________________________XXXXXXX___
Uplink 21: ______________________________________________________________________XXXXXXX___
Uplink 22: ______________________________________________________________________XXXXXXXX__
Uplink 23: ______________________________________________________________________XXXXXXXX__
Uplink 24: _____________________________________________________________________XXXXXXXX___
Uplink 25: _____________________________________________________________________XXXXXXXX___
Uplink 26: ________________________________________________________________________________
Uplink 27: ________________________________________________________________________________
Uplink 28: _______________________________________________________________________XXXXXXXX_
Uplink 29: _______________________________________________________________________XXXXXXXX_
Uplink 30: _______________________________________________________________________XXXXXXXX_
Uplink 31: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 16:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 17:
Optimal Phase: 15
Window Length: 36
Eye Window: __________________________________XXXX__
Uplink 18:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 19:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 20:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 21:
Optimal Phase: 18
Window Length: 35
Eye Window: X___________________________________XXXX
Uplink 22:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 23:
Optimal Phase: 16
Window Length: 36
Eye Window: ___________________________________XXXX_
Uplink 24:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 25:
Optimal Phase: 29
Window Length: 36
Eye Window: ________XXXX____________________________
Uplink 26:
Optimal Phase: 30
Window Length: 35
Eye Window: ________XXXXX___________________________
Uplink 27:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 28:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 29:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 30:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 31:
Optimal Phase: 37
Window Length: 33
Eye Window: ______________XXXXXXX___________________
15:03:47:setup_element:INFO: Performing Elink synchronization
15:03:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:03:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:03:47:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:03:47:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
15:03:47:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
15:03:47:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
15:03:48:ST3_emu:INFO: Number of chips: 8
15:03:48:ST3_emu:INFO: Chip address: 0x0
15:03:48:ST3_emu:INFO: Chip address: 0x1
15:03:48:ST3_emu:INFO: Chip address: 0x2
15:03:48:ST3_emu:INFO: Chip address: 0x3
15:03:48:ST3_emu:INFO: Chip address: 0x4
15:03:48:ST3_emu:INFO: Chip address: 0x5
15:03:48:ST3_emu:INFO: Chip address: 0x6
15:03:48:ST3_emu:INFO: Chip address: 0x7
15:03:49:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:03:49:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 3.0 | 1282.9
15:03:49:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 28.2 | 1195.1
15:03:49:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 15.6 | 1247.9
15:03:49:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 3.0 | 1300.3
15:03:50:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 21.9 | 1224.5
15:03:50:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 34.6 | 1183.3
15:03:50:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 25.1 | 1218.6
15:03:50:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 31.4 | 1201.0
15:03:50:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:03:54:ST3_smx:INFO: chip: 0-0 18.745682 C 1224.468235 mV
15:03:54:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:03:54:ST3_smx:INFO: Electrons
15:03:54:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:03:56:ST3_smx:INFO: ----> Checking Analog response
15:03:56:ST3_smx:INFO: ----> Checking broken channels
15:03:57:ST3_smx:INFO: Total # broken ch: 0
15:03:57:ST3_smx:INFO: List FAST: []
15:03:57:ST3_smx:INFO: List SLOW: []
15:03:57:ST3_smx:INFO: Holes
15:03:57:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:03:59:ST3_smx:INFO: ----> Checking Analog response
15:03:59:ST3_smx:INFO: ----> Checking broken channels
15:03:59:ST3_smx:INFO: Total # broken ch: 0
15:03:59:ST3_smx:INFO: List FAST: []
15:03:59:ST3_smx:INFO: List SLOW: []
15:03:59:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:04:00:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 21.9 | 1224.5
15:04:00:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 31.4 | 1195.1
15:04:00:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 18.7 | 1247.9
15:04:00:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 6.1 | 1300.3
15:04:00:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 25.1 | 1218.6
15:04:01:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 37.7 | 1183.3
15:04:01:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 28.2 | 1212.7
15:04:01:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 34.6 | 1201.0
15:04:01:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:04:05:ST3_smx:INFO: chip: 0-1 37.726682 C 1165.571835 mV
15:04:05:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:04:05:ST3_smx:INFO: Electrons
15:04:05:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:07:ST3_smx:INFO: ----> Checking Analog response
15:04:07:ST3_smx:INFO: ----> Checking broken channels
15:04:08:ST3_smx:INFO: Total # broken ch: 0
15:04:08:ST3_smx:INFO: List FAST: []
15:04:08:ST3_smx:INFO: List SLOW: []
15:04:08:ST3_smx:INFO: Holes
15:04:08:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:10:ST3_smx:INFO: ----> Checking Analog response
15:04:10:ST3_smx:INFO: ----> Checking broken channels
15:04:10:ST3_smx:INFO: Total # broken ch: 0
15:04:10:ST3_smx:INFO: List FAST: []
15:04:10:ST3_smx:INFO: List SLOW: []
15:04:10:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:04:10:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 25.1 | 1224.5
15:04:10:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 40.9 | 1165.6
15:04:11:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 21.9 | 1242.0
15:04:11:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 9.3 | 1294.5
15:04:11:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 28.2 | 1218.6
15:04:11:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 40.9 | 1183.3
15:04:11:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 31.4 | 1212.7
15:04:12:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 37.7 | 1195.1
15:04:12:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:04:16:ST3_smx:INFO: chip: 0-2 18.745682 C 1236.187875 mV
15:04:16:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:04:16:ST3_smx:INFO: Electrons
15:04:16:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:18:ST3_smx:INFO: ----> Checking Analog response
15:04:18:ST3_smx:INFO: ----> Checking broken channels
15:04:18:ST3_smx:INFO: Total # broken ch: 0
15:04:18:ST3_smx:INFO: List FAST: []
15:04:18:ST3_smx:INFO: List SLOW: []
15:04:18:ST3_smx:INFO: Holes
15:04:18:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:20:ST3_smx:INFO: ----> Checking Analog response
15:04:20:ST3_smx:INFO: ----> Checking broken channels
15:04:20:ST3_smx:INFO: Total # broken ch: 0
15:04:20:ST3_smx:INFO: List FAST: []
15:04:20:ST3_smx:INFO: List SLOW: []
15:04:20:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:04:20:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 25.1 | 1218.6
15:04:21:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 40.9 | 1165.6
15:04:21:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 21.9 | 1230.3
15:04:21:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 6.1 | 1294.5
15:04:21:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 25.1 | 1218.6
15:04:22:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 34.6 | 1183.3
15:04:22:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 28.2 | 1212.7
15:04:22:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 28.2 | 1201.0
15:04:22:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:04:26:ST3_smx:INFO: chip: 0-3 21.902970 C 1236.187875 mV
15:04:26:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:04:26:ST3_smx:INFO: Electrons
15:04:26:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:28:ST3_smx:INFO: ----> Checking Analog response
15:04:28:ST3_smx:INFO: ----> Checking broken channels
15:04:28:ST3_smx:INFO: Total # broken ch: 0
15:04:28:ST3_smx:INFO: List FAST: []
15:04:28:ST3_smx:INFO: List SLOW: []
15:04:28:ST3_smx:INFO: Holes
15:04:28:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:30:ST3_smx:INFO: ----> Checking Analog response
15:04:30:ST3_smx:INFO: ----> Checking broken channels
15:04:30:ST3_smx:INFO: Total # broken ch: 0
15:04:30:ST3_smx:INFO: List FAST: []
15:04:30:ST3_smx:INFO: List SLOW: []
15:04:30:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:04:31:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 25.1 | 1218.6
15:04:31:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 40.9 | 1165.6
15:04:31:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 18.7 | 1230.3
15:04:31:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 21.9 | 1230.3
15:04:32:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 21.9 | 1218.6
15:04:32:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 34.6 | 1183.3
15:04:32:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 25.1 | 1212.7
15:04:32:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 28.2 | 1201.0
15:04:33:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:04:36:ST3_smx:INFO: chip: 0-4 21.902970 C 1206.851500 mV
15:04:36:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:04:36:ST3_smx:INFO: Electrons
15:04:36:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:38:ST3_smx:INFO: ----> Checking Analog response
15:04:38:ST3_smx:INFO: ----> Checking broken channels
15:04:38:ST3_smx:INFO: Total # broken ch: 0
15:04:38:ST3_smx:INFO: List FAST: []
15:04:38:ST3_smx:INFO: List SLOW: []
15:04:38:ST3_smx:INFO: Holes
15:04:38:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:40:ST3_smx:INFO: ----> Checking Analog response
15:04:40:ST3_smx:INFO: ----> Checking broken channels
15:04:40:ST3_smx:INFO: Total # broken ch: 0
15:04:40:ST3_smx:INFO: List FAST: []
15:04:40:ST3_smx:INFO: List SLOW: []
15:04:40:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:04:41:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 25.1 | 1218.6
15:04:41:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 37.7 | 1165.6
15:04:41:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 18.7 | 1230.3
15:04:41:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 21.9 | 1230.3
15:04:42:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 25.1 | 1206.9
15:04:42:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 34.6 | 1183.3
15:04:42:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 25.1 | 1212.7
15:04:42:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 28.2 | 1201.0
15:04:43:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:04:46:ST3_smx:INFO: chip: 0-5 37.726682 C 1159.654860 mV
15:04:46:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:04:46:ST3_smx:INFO: Electrons
15:04:46:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:48:ST3_smx:INFO: ----> Checking Analog response
15:04:48:ST3_smx:INFO: ----> Checking broken channels
15:04:48:ST3_smx:INFO: Total # broken ch: 0
15:04:48:ST3_smx:INFO: List FAST: []
15:04:48:ST3_smx:INFO: List SLOW: []
15:04:48:ST3_smx:INFO: Holes
15:04:48:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:50:ST3_smx:INFO: ----> Checking Analog response
15:04:50:ST3_smx:INFO: ----> Checking broken channels
15:04:50:ST3_smx:INFO: Total # broken ch: 0
15:04:50:ST3_smx:INFO: List FAST: []
15:04:50:ST3_smx:INFO: List SLOW: []
15:04:50:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:04:51:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 25.1 | 1218.6
15:04:51:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 40.9 | 1159.7
15:04:51:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 18.7 | 1230.3
15:04:51:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 21.9 | 1224.5
15:04:52:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 25.1 | 1206.9
15:04:52:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 40.9 | 1153.7
15:04:52:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 25.1 | 1212.7
15:04:52:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 28.2 | 1195.1
15:04:53:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:04:56:ST3_smx:INFO: chip: 0-6 28.225000 C 1189.190035 mV
15:04:56:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:04:56:ST3_smx:INFO: Electrons
15:04:56:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:04:58:ST3_smx:INFO: ----> Checking Analog response
15:04:58:ST3_smx:INFO: ----> Checking broken channels
15:04:58:ST3_smx:INFO: Total # broken ch: 0
15:04:58:ST3_smx:INFO: List FAST: []
15:04:58:ST3_smx:INFO: List SLOW: []
15:04:58:ST3_smx:INFO: Holes
15:04:58:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:05:00:ST3_smx:INFO: ----> Checking Analog response
15:05:00:ST3_smx:INFO: ----> Checking broken channels
15:05:01:ST3_smx:INFO: Total # broken ch: 0
15:05:01:ST3_smx:INFO: List FAST: []
15:05:01:ST3_smx:INFO: List SLOW: []
15:05:01:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:05:01:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 25.1 | 1218.6
15:05:01:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 40.9 | 1159.7
15:05:01:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 21.9 | 1230.3
15:05:01:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 21.9 | 1224.5
15:05:02:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 25.1 | 1201.0
15:05:02:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 40.9 | 1153.7
15:05:02:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 31.4 | 1183.3
15:05:02:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 28.2 | 1195.1
15:05:03:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
15:05:06:ST3_smx:INFO: chip: 0-7 34.556970 C 1165.571835 mV
15:05:06:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
15:05:06:ST3_smx:INFO: Electrons
15:05:06:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:05:08:ST3_smx:INFO: ----> Checking Analog response
15:05:08:ST3_smx:INFO: ----> Checking broken channels
15:05:08:ST3_smx:INFO: Total # broken ch: 0
15:05:08:ST3_smx:INFO: List FAST: []
15:05:08:ST3_smx:INFO: List SLOW: []
15:05:08:ST3_smx:INFO: Holes
15:05:08:ST3_smx:INFO: Injected pulses: 200LSB, amp_cal 11.200000 fC
15:05:10:ST3_smx:INFO: ----> Checking Analog response
15:05:10:ST3_smx:INFO: ----> Checking broken channels
15:05:10:ST3_smx:INFO: Total # broken ch: 0
15:05:11:ST3_smx:INFO: List FAST: []
15:05:11:ST3_smx:INFO: List SLOW: []
15:05:11:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
15:05:11:febtest:INFO: 0-0 | XA-000-08-002-001-007-172-10 | 25.1 | 1212.7
15:05:11:febtest:INFO: 0-1 | XA-000-08-002-001-007-158-03 | 40.9 | 1159.7
15:05:11:febtest:INFO: 0-2 | XA-000-08-002-001-007-174-10 | 21.9 | 1230.3
15:05:11:febtest:INFO: 0-3 | XA-000-08-002-001-007-157-03 | 21.9 | 1224.5
15:05:12:febtest:INFO: 0-4 | XA-000-08-002-001-007-160-10 | 25.1 | 1201.0
15:05:12:febtest:INFO: 0-5 | XA-000-08-002-001-007-164-10 | 40.9 | 1153.7
15:05:12:febtest:INFO: 0-6 | XA-000-08-002-001-007-163-10 | 31.4 | 1183.3
15:05:12:febtest:INFO: 0-7 | XA-000-08-002-001-007-156-03 | 37.7 | 1159.7
############################################################
# S U M M A R Y #
############################################################
{'TEST_NAME': 'FEB-ASIC', 'TEST_DATE': '2023_08_02-15_03_36', 'OPERATOR': 'Oleksandr S.; Robert V.; ', 'PROJECT': 'Production', 'SITE': 'GSI', 'SETUP': 'GSI_TEST_SETUP_1', 'ASIC_ID': 'XA-000-08-002-001-007-156-03', 'FUSED_ID': 6359364699117615555, 'HW_ADDR': 7, 'VERS_NO': '2.2', 'CABLE_SET_ID': '', 'IC_TEMP': '0', 'VDDM': '0', 'AUX': '0', 'CSABIAS': '0', 'VDDM_INT': '0', 'ADC_Chi2': 0.0, 'ADC_NDF': 0, 'ADC_P0': 0.0, 'ADC_P1': 0.006824, 'ADC_P2': -2.485e-06, 'ADC_P0err': 0.001, 'ADC_P1err': 0.001, 'ADC_P2err': 1e-05, 'ADC_VREF_P': 58, 'ADC_VREF_N': 30, 'ADC_VREF_T': 128, 'ADC_VREF_TR': 122, 'THR2_GLB': 30, 'LOOP__PLS': 100, 'CALIB_PLS': 250, 'SnsLoop': 5, 'IFED': 31, 'CSA_BIAS': 15, 'CSA_Chi2': 0.0, 'CSA_NDF': 0, 'CSA_P0': 0.0, 'CSA_P1': 0.0, 'CSA_P2': 0.0, 'CSA_P0err': 0.0, 'CSA_P1err': 0.0, 'CSA_P2err': 0.0, 'CONF_FAIL_REG': 0, 'N_BROKEN_DISC': 0, 'N_BROKEN_FAST': '[]', 'N_BROKEN_SLOW': '[]', 'P_BROKEN_DISC': 0, 'P_BROKEN_FAST': '[]', 'P_BROKEN_SLOW': '[]', 'ASIC_QA_category': '', 'N_BROKEN_CABLE': 0, 'LIST_OF_BROKEN_CABLES': 0, 'VI_bInit': ['2.448', '1.4140', '1.847', '1.9910', '7.000', '1.5220', '7.000', '1.5220'], 'VI_aInit': ['0', '0', '0', '0', '0', '0'], 'VI_atEnd': ['0', '0', '0', '0', '0', '0'], 'AMP_CAL': 200, 'PlsLoop': 3, 'N_ANA_PRESENT': 'Analog response OK', 'N_DISC_FAIL_CH': 0, 'N_ANA_FAIL_CH': '0', 'P_ANA_PRESENT': 'Analog response OK', 'P_DISC_FAIL_CH': 0, 'P_ANA_FAIL_CH': '0'}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 200, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
15:05:15:ST3_Shared:INFO: /home/cbm/public_html/Production_LogDir//FEB/FEB_2009/B//TestDate_2023_08_02-15_03_36/