Go Back
FEB_2013 09.10.23 17:17:38
Info
17:17:31:ST3_hmp4040:INFO: HAMEG,HMP2030,017836163,HW50010002/SW2.30
17:17:31:febtest:INFO: FEB8.2 selected
17:17:31:smx_tester:INFO: Setting Elink clock mode to 160 MHz
17:17:33:ST3_Shared:INFO: Listo of operators:Irakli K.;
17:17:39:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
17:17:39:ST3_Shared:INFO: --------------------------FEB-ASIC--------------------------
17:17:39:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
17:17:39:febtest:INFO: Tsting FEB with SN 2013
17:17:40:smx_tester:INFO: Scanning setup
17:17:40:elinks:INFO: Disabling clock on downlink 0
17:17:40:elinks:INFO: Disabling clock on downlink 1
17:17:40:elinks:INFO: Disabling clock on downlink 2
17:17:40:elinks:INFO: Disabling clock on downlink 3
17:17:40:elinks:INFO: Disabling clock on downlink 4
17:17:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
17:17:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
17:17:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
17:17:40:elinks:INFO: Disabling clock on downlink 0
17:17:40:elinks:INFO: Disabling clock on downlink 1
17:17:40:elinks:INFO: Disabling clock on downlink 2
17:17:40:elinks:INFO: Disabling clock on downlink 3
17:17:40:elinks:INFO: Disabling clock on downlink 4
17:17:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
17:17:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
17:17:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
17:17:40:elinks:INFO: Disabling clock on downlink 0
17:17:40:elinks:INFO: Disabling clock on downlink 1
17:17:40:elinks:INFO: Disabling clock on downlink 2
17:17:40:elinks:INFO: Disabling clock on downlink 3
17:17:40:elinks:INFO: Disabling clock on downlink 4
17:17:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
17:17:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
17:17:40:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
17:17:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
17:17:40:elinks:INFO: Disabling clock on downlink 0
17:17:40:elinks:INFO: Disabling clock on downlink 1
17:17:40:elinks:INFO: Disabling clock on downlink 2
17:17:40:elinks:INFO: Disabling clock on downlink 3
17:17:40:elinks:INFO: Disabling clock on downlink 4
17:17:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
17:17:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
17:17:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
17:17:41:elinks:INFO: Disabling clock on downlink 0
17:17:41:elinks:INFO: Disabling clock on downlink 1
17:17:41:elinks:INFO: Disabling clock on downlink 2
17:17:41:elinks:INFO: Disabling clock on downlink 3
17:17:41:elinks:INFO: Disabling clock on downlink 4
17:17:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
17:17:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
17:17:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
17:17:41:setup_element:INFO: Scanning clock phase
17:17:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
17:17:41:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
17:17:41:setup_element:INFO: Clock phase scan results for group 0, downlink 2
17:17:41:setup_element:INFO: Eye window for uplink 16: _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
17:17:41:setup_element:INFO: Eye window for uplink 17: _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
17:17:41:setup_element:INFO: Eye window for uplink 18: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 19: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 20: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 21: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 22: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 23: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 24: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 25: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 26: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 27: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
17:17:41:setup_element:INFO: Eye window for uplink 28: ________________________________________________________________________________
Clock Delay: 40
17:17:41:setup_element:INFO: Eye window for uplink 29: ________________________________________________________________________________
Clock Delay: 40
17:17:41:setup_element:INFO: Eye window for uplink 30: X________________________________________________________________________XXXXXXX
Clock Delay: 36
17:17:41:setup_element:INFO: Eye window for uplink 31: X________________________________________________________________________XXXXXXX
Clock Delay: 36
17:17:41:setup_element:INFO: Setting the clock phase to 35 for group 0, downlink 2
17:17:41:setup_element:INFO: Scanning data phases
17:17:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
17:17:41:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
17:17:46:setup_element:INFO: Data phase scan results for group 0, downlink 2
17:17:46:setup_element:INFO: Eye window for uplink 16: XX__________________________________XXXX
Data delay found: 18
17:17:46:setup_element:INFO: Eye window for uplink 17: ________________________________XXXXX___
Data delay found: 14
17:17:46:setup_element:INFO: Eye window for uplink 18: _________________________________XXXXX__
Data delay found: 15
17:17:46:setup_element:INFO: Eye window for uplink 19: _______________________________XXXX_____
Data delay found: 12
17:17:46:setup_element:INFO: Eye window for uplink 20: __________________________________XXXXX_
Data delay found: 16
17:17:46:setup_element:INFO: Eye window for uplink 21: ________________________________XXXXXX__
Data delay found: 14
17:17:46:setup_element:INFO: Eye window for uplink 22: _________________________________XXXXX__
Data delay found: 15
17:17:46:setup_element:INFO: Eye window for uplink 23: _______________________________XXXXX____
Data delay found: 13
17:17:46:setup_element:INFO: Eye window for uplink 24: __XXXXXX________________________________
Data delay found: 24
17:17:46:setup_element:INFO: Eye window for uplink 25: _____XXXXX______________________________
Data delay found: 27
17:17:46:setup_element:INFO: Eye window for uplink 26: ____XXXXX_______________________________
Data delay found: 26
17:17:46:setup_element:INFO: Eye window for uplink 27: _______XXXXXX___________________________
Data delay found: 29
17:17:46:setup_element:INFO: Eye window for uplink 28: _________XXXXXX_________________________
Data delay found: 31
17:17:46:setup_element:INFO: Eye window for uplink 29: ___________XXXXX________________________
Data delay found: 33
17:17:46:setup_element:INFO: Eye window for uplink 30: ________________XXXXXX__________________
Data delay found: 38
17:17:46:setup_element:INFO: Eye window for uplink 31: ______________XXXXXXX___________________
Data delay found: 37
17:17:46:setup_element:INFO: Setting the data phase to 18 for uplink 16
17:17:46:setup_element:INFO: Setting the data phase to 14 for uplink 17
17:17:46:setup_element:INFO: Setting the data phase to 15 for uplink 18
17:17:46:setup_element:INFO: Setting the data phase to 12 for uplink 19
17:17:46:setup_element:INFO: Setting the data phase to 16 for uplink 20
17:17:46:setup_element:INFO: Setting the data phase to 14 for uplink 21
17:17:46:setup_element:INFO: Setting the data phase to 15 for uplink 22
17:17:46:setup_element:INFO: Setting the data phase to 13 for uplink 23
17:17:46:setup_element:INFO: Setting the data phase to 24 for uplink 24
17:17:46:setup_element:INFO: Setting the data phase to 27 for uplink 25
17:17:46:setup_element:INFO: Setting the data phase to 26 for uplink 26
17:17:46:setup_element:INFO: Setting the data phase to 29 for uplink 27
17:17:46:setup_element:INFO: Setting the data phase to 31 for uplink 28
17:17:46:setup_element:INFO: Setting the data phase to 33 for uplink 29
17:17:46:setup_element:INFO: Setting the data phase to 38 for uplink 30
17:17:46:setup_element:INFO: Setting the data phase to 37 for uplink 31
17:17:46:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 69
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXXXX
Uplink 17: _______________________________________________________________________XXXXXXXXX
Uplink 18: _______________________________________________________________________XXXXXXXX_
Uplink 19: _______________________________________________________________________XXXXXXXX_
Uplink 20: _______________________________________________________________________XXXXXXXX_
Uplink 21: _______________________________________________________________________XXXXXXXX_
Uplink 22: ______________________________________________________________________XXXXXXXXX_
Uplink 23: ______________________________________________________________________XXXXXXXXX_
Uplink 24: _______________________________________________________________________XXXXXXX__
Uplink 25: _______________________________________________________________________XXXXXXX__
Uplink 26: _______________________________________________________________________XXXXXXXX_
Uplink 27: _______________________________________________________________________XXXXXXXX_
Uplink 28: ________________________________________________________________________________
Uplink 29: ________________________________________________________________________________
Uplink 30: X________________________________________________________________________XXXXXXX
Uplink 31: X________________________________________________________________________XXXXXXX
Data phase characteristics:
Uplink 16:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 17:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 18:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 19:
Optimal Phase: 12
Window Length: 36
Eye Window: _______________________________XXXX_____
Uplink 20:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 21:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 22:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 23:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 24:
Optimal Phase: 24
Window Length: 34
Eye Window: __XXXXXX________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 26:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 27:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 28:
Optimal Phase: 31
Window Length: 34
Eye Window: _________XXXXXX_________________________
Uplink 29:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 30:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 31:
Optimal Phase: 37
Window Length: 33
Eye Window: ______________XXXXXXX___________________
]
17:17:46:setup_element:INFO: Beginning SMX ASICs map scan
17:17:46:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
17:17:46:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
17:17:46:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
17:17:46:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
17:17:46:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
17:17:46:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
17:17:46:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
17:17:46:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
17:17:46:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
17:17:47:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
17:17:47:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
17:17:47:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
17:17:47:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
17:17:47:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
17:17:47:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
17:17:47:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
17:17:47:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
17:17:47:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
17:17:47:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
17:17:47:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
17:17:48:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
17:17:49:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 69
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXXXX
Uplink 17: _______________________________________________________________________XXXXXXXXX
Uplink 18: _______________________________________________________________________XXXXXXXX_
Uplink 19: _______________________________________________________________________XXXXXXXX_
Uplink 20: _______________________________________________________________________XXXXXXXX_
Uplink 21: _______________________________________________________________________XXXXXXXX_
Uplink 22: ______________________________________________________________________XXXXXXXXX_
Uplink 23: ______________________________________________________________________XXXXXXXXX_
Uplink 24: _______________________________________________________________________XXXXXXX__
Uplink 25: _______________________________________________________________________XXXXXXX__
Uplink 26: _______________________________________________________________________XXXXXXXX_
Uplink 27: _______________________________________________________________________XXXXXXXX_
Uplink 28: ________________________________________________________________________________
Uplink 29: ________________________________________________________________________________
Uplink 30: X________________________________________________________________________XXXXXXX
Uplink 31: X________________________________________________________________________XXXXXXX
Data phase characteristics:
Uplink 16:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 17:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 18:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 19:
Optimal Phase: 12
Window Length: 36
Eye Window: _______________________________XXXX_____
Uplink 20:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 21:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 22:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 23:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 24:
Optimal Phase: 24
Window Length: 34
Eye Window: __XXXXXX________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 26:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 27:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 28:
Optimal Phase: 31
Window Length: 34
Eye Window: _________XXXXXX_________________________
Uplink 29:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 30:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 31:
Optimal Phase: 37
Window Length: 33
Eye Window: ______________XXXXXXX___________________
17:17:49:setup_element:INFO: Performing Elink synchronization
17:17:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
17:17:49:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
17:17:49:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
17:17:49:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
17:17:49:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
17:17:49:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
17:17:49:ST3_emu:INFO: Number of chips: 8
17:17:49:ST3_emu:INFO: Chip address: 0x0
17:17:49:ST3_emu:INFO: Chip address: 0x1
17:17:49:ST3_emu:INFO: Chip address: 0x2
17:17:49:ST3_emu:INFO: Chip address: 0x3
17:17:49:ST3_emu:INFO: Chip address: 0x4
17:17:49:ST3_emu:INFO: Chip address: 0x5
17:17:49:ST3_emu:INFO: Chip address: 0x6
17:17:49:ST3_emu:INFO: Chip address: 0x7
17:17:50:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:17:50:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 40.9 | 1230.3
17:17:50:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 76.0 | 1106.2
17:17:51:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 56.8 | 1183.3
17:17:51:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 53.6 | 1201.0
17:17:51:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 50.4 | 1206.9
17:17:51:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 69.6 | 1153.7
17:17:51:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 56.8 | 1183.3
17:17:52:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 40.9 | 1271.2
17:17:52:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:17:55:ST3_smx:INFO: chip: 0-0 50.430383 C 1189.190035 mV
17:17:55:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:17:55:ST3_smx:INFO: Electrons
17:17:55:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:17:58:ST3_smx:INFO: ----> Checking Analog response
17:17:58:ST3_smx:INFO: ----> Checking broken channels
17:17:58:ST3_smx:INFO: Total # broken ch: 0
17:17:58:ST3_smx:INFO: List FAST: []
17:17:58:ST3_smx:INFO: List SLOW: []
17:17:58:ST3_smx:INFO: Holes
17:17:58:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:00:ST3_smx:INFO: ----> Checking Analog response
17:18:00:ST3_smx:INFO: ----> Checking broken channels
17:18:00:ST3_smx:INFO: Total # broken ch: 0
17:18:00:ST3_smx:INFO: List FAST: []
17:18:00:ST3_smx:INFO: List SLOW: []
17:18:00:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:18:01:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 53.6 | 1183.3
17:18:01:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 76.0 | 1106.2
17:18:01:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 56.8 | 1177.4
17:18:01:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 56.8 | 1195.1
17:18:01:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 50.4 | 1201.0
17:18:02:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 69.6 | 1147.8
17:18:02:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 60.0 | 1183.3
17:18:02:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 44.1 | 1277.1
17:18:02:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:18:06:ST3_smx:INFO: chip: 0-1 72.757530 C 1118.096875 mV
17:18:06:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:18:06:ST3_smx:INFO: Electrons
17:18:06:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:08:ST3_smx:INFO: ----> Checking Analog response
17:18:08:ST3_smx:INFO: ----> Checking broken channels
17:18:08:ST3_smx:INFO: Total # broken ch: 0
17:18:08:ST3_smx:INFO: List FAST: []
17:18:08:ST3_smx:INFO: List SLOW: []
17:18:08:ST3_smx:INFO: Holes
17:18:08:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:11:ST3_smx:INFO: ----> Checking Analog response
17:18:11:ST3_smx:INFO: ----> Checking broken channels
17:18:11:ST3_smx:INFO: Total # broken ch: 0
17:18:11:ST3_smx:INFO: List FAST: []
17:18:11:ST3_smx:INFO: List SLOW: []
17:18:11:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:18:11:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 53.6 | 1177.4
17:18:11:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 76.0 | 1112.1
17:18:12:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 60.0 | 1177.4
17:18:12:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 56.8 | 1195.1
17:18:12:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 53.6 | 1201.0
17:18:12:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 72.8 | 1147.8
17:18:12:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 60.0 | 1177.4
17:18:13:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 44.1 | 1277.1
17:18:13:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:18:17:ST3_smx:INFO: chip: 0-2 59.984250 C 1171.483840 mV
17:18:17:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:18:17:ST3_smx:INFO: Electrons
17:18:17:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:19:ST3_smx:INFO: ----> Checking Analog response
17:18:19:ST3_smx:INFO: ----> Checking broken channels
17:18:20:ST3_smx:INFO: Total # broken ch: 0
17:18:20:ST3_smx:INFO: List FAST: []
17:18:20:ST3_smx:INFO: List SLOW: []
17:18:20:ST3_smx:INFO: Holes
17:18:20:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:22:ST3_smx:INFO: ----> Checking Analog response
17:18:22:ST3_smx:INFO: ----> Checking broken channels
17:18:22:ST3_smx:INFO: Total # broken ch: 0
17:18:22:ST3_smx:INFO: List FAST: []
17:18:22:ST3_smx:INFO: List SLOW: []
17:18:22:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:18:22:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 56.8 | 1177.4
17:18:23:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 76.0 | 1112.1
17:18:23:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 60.0 | 1165.6
17:18:23:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 60.0 | 1195.1
17:18:23:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 53.6 | 1201.0
17:18:23:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 72.8 | 1147.8
17:18:24:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 63.2 | 1177.4
17:18:24:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 44.1 | 1288.7
17:18:24:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:18:28:ST3_smx:INFO: chip: 0-3 63.173842 C 1171.483840 mV
17:18:28:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:18:28:ST3_smx:INFO: Electrons
17:18:28:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:31:ST3_smx:INFO: ----> Checking Analog response
17:18:31:ST3_smx:INFO: ----> Checking broken channels
17:18:31:ST3_smx:INFO: Total # broken ch: 0
17:18:31:ST3_smx:INFO: List FAST: []
17:18:31:ST3_smx:INFO: List SLOW: []
17:18:31:ST3_smx:INFO: Holes
17:18:31:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:33:ST3_smx:INFO: ----> Checking Analog response
17:18:33:ST3_smx:INFO: ----> Checking broken channels
17:18:33:ST3_smx:INFO: Total # broken ch: 0
17:18:33:ST3_smx:INFO: List FAST: []
17:18:33:ST3_smx:INFO: List SLOW: []
17:18:33:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:18:34:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 60.0 | 1177.4
17:18:34:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 79.2 | 1112.1
17:18:34:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 63.2 | 1165.6
17:18:34:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 63.2 | 1171.5
17:18:35:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 56.8 | 1201.0
17:18:35:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 76.0 | 1147.8
17:18:35:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 66.4 | 1177.4
17:18:35:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 44.1 | 1288.7
17:18:35:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:18:39:ST3_smx:INFO: chip: 0-4 56.797143 C 1195.082160 mV
17:18:39:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:18:39:ST3_smx:INFO: Electrons
17:18:39:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:41:ST3_smx:INFO: ----> Checking Analog response
17:18:41:ST3_smx:INFO: ----> Checking broken channels
17:18:41:ST3_smx:INFO: Total # broken ch: 0
17:18:41:ST3_smx:INFO: List FAST: []
17:18:41:ST3_smx:INFO: List SLOW: []
17:18:41:ST3_smx:INFO: Holes
17:18:41:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:44:ST3_smx:INFO: ----> Checking Analog response
17:18:44:ST3_smx:INFO: ----> Checking broken channels
17:18:44:ST3_smx:INFO: Total # broken ch: 0
17:18:44:ST3_smx:INFO: List FAST: []
17:18:44:ST3_smx:INFO: List SLOW: []
17:18:44:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:18:44:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 60.0 | 1177.4
17:18:44:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 79.2 | 1112.1
17:18:45:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 63.2 | 1165.6
17:18:45:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 66.4 | 1171.5
17:18:45:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 60.0 | 1189.2
17:18:45:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 76.0 | 1147.8
17:18:46:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 66.4 | 1177.4
17:18:46:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 44.1 | 1306.1
17:18:46:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:18:50:ST3_smx:INFO: chip: 0-5 72.757530 C 1147.806000 mV
17:18:50:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:18:50:ST3_smx:INFO: Electrons
17:18:50:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:52:ST3_smx:INFO: ----> Checking Analog response
17:18:52:ST3_smx:INFO: ----> Checking broken channels
17:18:52:ST3_smx:INFO: Total # broken ch: 0
17:18:52:ST3_smx:INFO: List FAST: []
17:18:52:ST3_smx:INFO: List SLOW: []
17:18:52:ST3_smx:INFO: Holes
17:18:52:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:18:54:ST3_smx:INFO: ----> Checking Analog response
17:18:54:ST3_smx:INFO: ----> Checking broken channels
17:18:55:ST3_smx:INFO: Total # broken ch: 0
17:18:55:ST3_smx:INFO: List FAST: []
17:18:55:ST3_smx:INFO: List SLOW: []
17:18:55:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:18:55:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 63.2 | 1171.5
17:18:55:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 82.4 | 1112.1
17:18:55:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 66.4 | 1165.6
17:18:56:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 66.4 | 1165.6
17:18:56:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 60.0 | 1189.2
17:18:56:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 76.0 | 1141.9
17:18:56:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 66.4 | 1177.4
17:18:56:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 47.3 | 1306.1
17:18:57:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:19:01:ST3_smx:INFO: chip: 0-6 66.365920 C 1165.571835 mV
17:19:01:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:19:01:ST3_smx:INFO: Electrons
17:19:01:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:19:03:ST3_smx:INFO: ----> Checking Analog response
17:19:03:ST3_smx:INFO: ----> Checking broken channels
17:19:03:ST3_smx:INFO: Total # broken ch: 0
17:19:03:ST3_smx:INFO: List FAST: []
17:19:03:ST3_smx:INFO: List SLOW: []
17:19:03:ST3_smx:INFO: Holes
17:19:03:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:19:05:ST3_smx:INFO: ----> Checking Analog response
17:19:05:ST3_smx:INFO: ----> Checking broken channels
17:19:05:ST3_smx:INFO: Total # broken ch: 0
17:19:05:ST3_smx:INFO: List FAST: []
17:19:05:ST3_smx:INFO: List SLOW: []
17:19:05:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:19:06:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 63.2 | 1171.5
17:19:06:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 82.4 | 1112.1
17:19:06:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 69.6 | 1159.7
17:19:06:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 69.6 | 1165.6
17:19:07:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 63.2 | 1189.2
17:19:07:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 79.2 | 1141.9
17:19:07:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 69.6 | 1165.6
17:19:07:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 47.3 | 1335.0
17:19:08:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
17:19:12:ST3_smx:INFO: chip: 0-7 59.984250 C 1236.187875 mV
17:19:12:ST3_smx:INFO: PROCESS 2: Checking channel response with internal pulse
17:19:12:ST3_smx:INFO: Electrons
17:19:12:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:19:14:ST3_smx:INFO: ----> Checking Analog response
17:19:14:ST3_smx:INFO: ----> Checking broken channels
17:19:14:ST3_smx:INFO: Total # broken ch: 0
17:19:14:ST3_smx:INFO: List FAST: []
17:19:14:ST3_smx:INFO: List SLOW: []
17:19:14:ST3_smx:INFO: Holes
17:19:14:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
17:19:16:ST3_smx:INFO: ----> Checking Analog response
17:19:16:ST3_smx:INFO: ----> Checking broken channels
17:19:16:ST3_smx:INFO: Total # broken ch: 0
17:19:16:ST3_smx:INFO: List FAST: []
17:19:16:ST3_smx:INFO: List SLOW: []
17:19:16:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
17:19:16:febtest:INFO: 0-0 | XA-000-08-002-001-006-147-14 | 66.4 | 1171.5
17:19:16:febtest:INFO: 0-1 | XA-000-08-002-001-006-143-09 | 82.4 | 1106.2
17:19:17:febtest:INFO: 0-2 | XA-000-08-002-001-006-140-09 | 69.6 | 1165.6
17:19:17:febtest:INFO: 0-3 | XA-000-08-002-001-006-153-14 | 72.8 | 1165.6
17:19:17:febtest:INFO: 0-4 | XA-000-08-002-001-006-169-07 | 63.2 | 1183.3
17:19:17:febtest:INFO: 0-5 | XA-000-08-002-001-006-163-07 | 79.2 | 1135.9
17:19:18:febtest:INFO: 0-6 | XA-000-08-002-001-006-177-00 | 72.8 | 1165.6
17:19:18:febtest:INFO: 0-7 | XA-000-08-002-001-006-173-07 | 63.2 | 1253.7
############################################################
# S U M M A R Y #
############################################################
{'TEST_NAME': 'FEB-ASIC', 'TEST_DATE': '2023_10_09-17_17_38', 'OPERATOR': 'Irakli K.; ', 'PROJECT': 'Production', 'SITE': 'GSI', 'SETUP': 'GSI_TEST_SETUP_1', 'ASIC_ID': 'XA-000-08-002-001-006-173-07', 'FUSED_ID': 6359364699117611735, 'HW_ADDR': 7, 'VERS_NO': '2.2', 'CABLE_SET_ID': '', 'IC_TEMP': '0', 'VDDM': '0', 'AUX': '0', 'CSABIAS': '0', 'VDDM_INT': '0', 'ADC_Chi2': 0.0, 'ADC_NDF': 0, 'ADC_P0': 0.0, 'ADC_P1': 0.006824, 'ADC_P2': -2.485e-06, 'ADC_P0err': 0.001, 'ADC_P1err': 0.001, 'ADC_P2err': 1e-05, 'ADC_VREF_P': 58, 'ADC_VREF_N': 30, 'ADC_VREF_T': 128, 'ADC_VREF_TR': 122, 'THR2_GLB': 30, 'LOOP__PLS': 100, 'CALIB_PLS': 250, 'SnsLoop': 5, 'IFED': 31, 'CSA_BIAS': 15, 'CSA_Chi2': 0.0, 'CSA_NDF': 0, 'CSA_P0': 0.0, 'CSA_P1': 0.0, 'CSA_P2': 0.0, 'CSA_P0err': 0.0, 'CSA_P1err': 0.0, 'CSA_P2err': 0.0, 'CONF_FAIL_REG': 0, 'N_BROKEN_DISC': 0, 'N_BROKEN_FAST': '[]', 'N_BROKEN_SLOW': '[]', 'P_BROKEN_DISC': 0, 'P_BROKEN_FAST': '[]', 'P_BROKEN_SLOW': '[]', 'ASIC_QA_category': '', 'N_BROKEN_CABLE': 0, 'LIST_OF_BROKEN_CABLES': 0, 'VI_bInit': ['2.447', '1.9230', '1.846', '2.5650', '7.000', '1.5540', '7.000', '1.5530'], 'VI_aInit': ['0', '0', '0', '0', '0', '0'], 'VI_atEnd': ['0', '0', '0', '0', '0', '0'], 'AMP_CAL': 150, 'PlsLoop': 3, 'N_ANA_PRESENT': 'Analog response OK', 'N_DISC_FAIL_CH': 0, 'N_ANA_FAIL_CH': '0', 'P_ANA_PRESENT': 'Analog response OK', 'P_DISC_FAIL_CH': 0, 'P_ANA_FAIL_CH': '0'}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 15, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 15, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
17:19:24:ST3_Shared:INFO: /home/cbm/public_html/Production_LogDir//FEB/FEB_2013/TestDate_2023_10_09-17_17_38/