Go Back
FEB_2037 21.09.23 10:02:14
TextEdit.txt
10:02:14:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:02:14:ST3_Shared:INFO: -----------------------FEB-Microcable-----------------------
10:02:14:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:02:15:febtest:INFO: Tsting FEB with SN 2037
10:02:16:smx_tester:INFO: Scanning setup
10:02:16:elinks:INFO: Disabling clock on downlink 0
10:02:16:elinks:INFO: Disabling clock on downlink 1
10:02:16:elinks:INFO: Disabling clock on downlink 2
10:02:16:elinks:INFO: Disabling clock on downlink 3
10:02:16:elinks:INFO: Disabling clock on downlink 4
10:02:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:02:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:02:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:02:16:elinks:INFO: Disabling clock on downlink 0
10:02:16:elinks:INFO: Disabling clock on downlink 1
10:02:16:elinks:INFO: Disabling clock on downlink 2
10:02:16:elinks:INFO: Disabling clock on downlink 3
10:02:16:elinks:INFO: Disabling clock on downlink 4
10:02:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:02:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:02:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:02:16:elinks:INFO: Disabling clock on downlink 0
10:02:16:elinks:INFO: Disabling clock on downlink 1
10:02:16:elinks:INFO: Disabling clock on downlink 2
10:02:16:elinks:INFO: Disabling clock on downlink 3
10:02:16:elinks:INFO: Disabling clock on downlink 4
10:02:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:02:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
10:02:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
10:02:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:02:16:elinks:INFO: Disabling clock on downlink 0
10:02:17:elinks:INFO: Disabling clock on downlink 1
10:02:17:elinks:INFO: Disabling clock on downlink 2
10:02:17:elinks:INFO: Disabling clock on downlink 3
10:02:17:elinks:INFO: Disabling clock on downlink 4
10:02:17:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:02:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:02:17:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:02:17:elinks:INFO: Disabling clock on downlink 0
10:02:17:elinks:INFO: Disabling clock on downlink 1
10:02:17:elinks:INFO: Disabling clock on downlink 2
10:02:17:elinks:INFO: Disabling clock on downlink 3
10:02:17:elinks:INFO: Disabling clock on downlink 4
10:02:17:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:02:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:02:17:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:02:17:setup_element:INFO: Scanning clock phase
10:02:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:02:17:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:02:17:setup_element:INFO: Clock phase scan results for group 0, downlink 2
10:02:17:setup_element:INFO: Eye window for uplink 16: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:02:17:setup_element:INFO: Eye window for uplink 17: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
10:02:17:setup_element:INFO: Eye window for uplink 18: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
10:02:17:setup_element:INFO: Eye window for uplink 19: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
10:02:17:setup_element:INFO: Eye window for uplink 20: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:02:17:setup_element:INFO: Eye window for uplink 21: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:02:17:setup_element:INFO: Eye window for uplink 22: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:02:17:setup_element:INFO: Eye window for uplink 23: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:02:17:setup_element:INFO: Eye window for uplink 24: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
10:02:17:setup_element:INFO: Eye window for uplink 25: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
10:02:17:setup_element:INFO: Eye window for uplink 26: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
10:02:17:setup_element:INFO: Eye window for uplink 27: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
10:02:17:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:02:17:setup_element:INFO: Eye window for uplink 29: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:02:17:setup_element:INFO: Eye window for uplink 30: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:02:17:setup_element:INFO: Eye window for uplink 31: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
10:02:17:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
10:02:17:setup_element:INFO: Scanning data phases
10:02:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:02:17:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:02:23:setup_element:INFO: Data phase scan results for group 0, downlink 2
10:02:23:setup_element:INFO: Eye window for uplink 16: XXX___________________________________XX
Data delay found: 20
10:02:23:setup_element:INFO: Eye window for uplink 17: __________________________________XXXX__
Data delay found: 15
10:02:23:setup_element:INFO: Eye window for uplink 18: XX_________________________________XXXXX
Data delay found: 18
10:02:23:setup_element:INFO: Eye window for uplink 19: _________________________________XXXXX__
Data delay found: 15
10:02:23:setup_element:INFO: Eye window for uplink 20: _________________________________XXXX___
Data delay found: 14
10:02:23:setup_element:INFO: Eye window for uplink 21: ________________________________XXXXX___
Data delay found: 14
10:02:23:setup_element:INFO: Eye window for uplink 22: _________________________________XXXX___
Data delay found: 14
10:02:23:setup_element:INFO: Eye window for uplink 23: _______________________________XXXX_____
Data delay found: 12
10:02:23:setup_element:INFO: Eye window for uplink 24: __XXXXX_________________________________
Data delay found: 24
10:02:23:setup_element:INFO: Eye window for uplink 25: ______XXX_______________________________
Data delay found: 27
10:02:23:setup_element:INFO: Eye window for uplink 26: ____XXXX________________________________
Data delay found: 25
10:02:23:setup_element:INFO: Eye window for uplink 27: _______XXXXX____________________________
Data delay found: 29
10:02:23:setup_element:INFO: Eye window for uplink 28: ___________XXXXX________________________
Data delay found: 33
10:02:23:setup_element:INFO: Eye window for uplink 29: ____________XXXXX_______________________
Data delay found: 34
10:02:23:setup_element:INFO: Eye window for uplink 30: _____________XXXXXX_____________________
Data delay found: 35
10:02:23:setup_element:INFO: Eye window for uplink 31: ____________XXXXX_______________________
Data delay found: 34
10:02:23:setup_element:INFO: Setting the data phase to 20 for uplink 16
10:02:23:setup_element:INFO: Setting the data phase to 15 for uplink 17
10:02:23:setup_element:INFO: Setting the data phase to 18 for uplink 18
10:02:23:setup_element:INFO: Setting the data phase to 15 for uplink 19
10:02:23:setup_element:INFO: Setting the data phase to 14 for uplink 20
10:02:23:setup_element:INFO: Setting the data phase to 14 for uplink 21
10:02:23:setup_element:INFO: Setting the data phase to 14 for uplink 22
10:02:23:setup_element:INFO: Setting the data phase to 12 for uplink 23
10:02:23:setup_element:INFO: Setting the data phase to 24 for uplink 24
10:02:23:setup_element:INFO: Setting the data phase to 27 for uplink 25
10:02:23:setup_element:INFO: Setting the data phase to 25 for uplink 26
10:02:23:setup_element:INFO: Setting the data phase to 29 for uplink 27
10:02:23:setup_element:INFO: Setting the data phase to 33 for uplink 28
10:02:23:setup_element:INFO: Setting the data phase to 34 for uplink 29
10:02:23:setup_element:INFO: Setting the data phase to 35 for uplink 30
10:02:23:setup_element:INFO: Setting the data phase to 34 for uplink 31
10:02:23:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXXX_
Uplink 17: _______________________________________________________________________XXXXXXXX_
Uplink 18: ______________________________________________________________________XXXXXXXXX_
Uplink 19: ______________________________________________________________________XXXXXXXXX_
Uplink 20: _____________________________________________________________________XXXXXXXX___
Uplink 21: _____________________________________________________________________XXXXXXXX___
Uplink 22: _____________________________________________________________________XXXXXXXX___
Uplink 23: _____________________________________________________________________XXXXXXXX___
Uplink 24: ____________________________________________________________________XXXXXXXX____
Uplink 25: ____________________________________________________________________XXXXXXXX____
Uplink 26: ____________________________________________________________________XXXXXXXXX___
Uplink 27: ____________________________________________________________________XXXXXXXXX___
Uplink 28: ______________________________________________________________________XXXXXXXX__
Uplink 29: ______________________________________________________________________XXXXXXXX__
Uplink 30: ______________________________________________________________________XXXXXXXX__
Uplink 31: ______________________________________________________________________XXXXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 17:
Optimal Phase: 15
Window Length: 36
Eye Window: __________________________________XXXX__
Uplink 18:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 19:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 20:
Optimal Phase: 14
Window Length: 36
Eye Window: _________________________________XXXX___
Uplink 21:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 22:
Optimal Phase: 14
Window Length: 36
Eye Window: _________________________________XXXX___
Uplink 23:
Optimal Phase: 12
Window Length: 36
Eye Window: _______________________________XXXX_____
Uplink 24:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 37
Eye Window: ______XXX_______________________________
Uplink 26:
Optimal Phase: 25
Window Length: 36
Eye Window: ____XXXX________________________________
Uplink 27:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 28:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 29:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 30:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 31:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
]
10:02:23:setup_element:INFO: Beginning SMX ASICs map scan
10:02:23:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:02:23:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:02:23:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:02:23:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:02:23:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
10:02:23:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
10:02:23:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
10:02:23:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
10:02:23:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
10:02:23:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
10:02:23:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
10:02:24:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
10:02:24:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
10:02:24:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
10:02:24:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
10:02:24:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
10:02:24:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
10:02:24:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
10:02:24:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
10:02:24:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
10:02:24:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
10:02:26:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXXX_
Uplink 17: _______________________________________________________________________XXXXXXXX_
Uplink 18: ______________________________________________________________________XXXXXXXXX_
Uplink 19: ______________________________________________________________________XXXXXXXXX_
Uplink 20: _____________________________________________________________________XXXXXXXX___
Uplink 21: _____________________________________________________________________XXXXXXXX___
Uplink 22: _____________________________________________________________________XXXXXXXX___
Uplink 23: _____________________________________________________________________XXXXXXXX___
Uplink 24: ____________________________________________________________________XXXXXXXX____
Uplink 25: ____________________________________________________________________XXXXXXXX____
Uplink 26: ____________________________________________________________________XXXXXXXXX___
Uplink 27: ____________________________________________________________________XXXXXXXXX___
Uplink 28: ______________________________________________________________________XXXXXXXX__
Uplink 29: ______________________________________________________________________XXXXXXXX__
Uplink 30: ______________________________________________________________________XXXXXXXX__
Uplink 31: ______________________________________________________________________XXXXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 17:
Optimal Phase: 15
Window Length: 36
Eye Window: __________________________________XXXX__
Uplink 18:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 19:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 20:
Optimal Phase: 14
Window Length: 36
Eye Window: _________________________________XXXX___
Uplink 21:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 22:
Optimal Phase: 14
Window Length: 36
Eye Window: _________________________________XXXX___
Uplink 23:
Optimal Phase: 12
Window Length: 36
Eye Window: _______________________________XXXX_____
Uplink 24:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 37
Eye Window: ______XXX_______________________________
Uplink 26:
Optimal Phase: 25
Window Length: 36
Eye Window: ____XXXX________________________________
Uplink 27:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 28:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 29:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 30:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 31:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
10:02:26:setup_element:INFO: Performing Elink synchronization
10:02:26:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:02:26:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:02:26:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:02:26:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:02:26:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
10:02:26:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
10:02:26:ST3_emu:INFO: Number of chips: 8
10:02:26:ST3_emu:INFO: Chip address: 0x0
10:02:26:ST3_emu:INFO: Chip address: 0x1
10:02:26:ST3_emu:INFO: Chip address: 0x2
10:02:26:ST3_emu:INFO: Chip address: 0x3
10:02:26:ST3_emu:INFO: Chip address: 0x4
10:02:26:ST3_emu:INFO: Chip address: 0x5
10:02:26:ST3_emu:INFO: Chip address: 0x6
10:02:26:ST3_emu:INFO: Chip address: 0x7
10:02:27:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
10:02:27:febtest:INFO: 0-0 | XA-000-08-002-000-001-242-05 | 31.4 | 1206.9
10:02:27:febtest:INFO: 0-1 | XA-000-08-002-000-001-228-02 | 47.3 | 1147.8
10:02:27:febtest:INFO: 0-2 | XA-000-08-002-000-001-240-05 | 34.6 | 1212.7
10:02:27:febtest:INFO: 0-3 | XA-000-08-002-000-001-232-02 | 31.4 | 1206.9
10:02:28:febtest:INFO: 0-4 | XA-000-08-002-000-001-235-02 | 44.1 | 1165.6
10:02:28:febtest:INFO: 0-5 | XA-000-08-002-000-001-239-02 | 25.1 | 1236.2
10:02:28:febtest:INFO: 0-6 | XA-000-08-002-000-001-229-02 | 37.7 | 1177.4
10:02:28:febtest:INFO: 0-7 | XA-000-08-002-000-001-241-05 | 50.4 | 1147.8
10:02:28:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:02:32:ST3_smx:INFO: chip: 0-0 40.898880 C 1159.654860 mV
10:02:32:ST3_smx:INFO: # loops 0
10:02:34:ST3_smx:INFO: # loops 1
10:02:36:ST3_smx:INFO: # loops 2
10:02:37:ST3_smx:INFO: # loops 3
10:02:39:ST3_smx:INFO: # loops 4
10:02:41:ST3_smx:INFO: Total # of broken channels: 0
10:02:41:ST3_smx:INFO: List of broken channels: []
10:02:41:ST3_smx:INFO: Total # of broken channels: 0
10:02:41:ST3_smx:INFO: List of broken channels: []
10:02:41:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:02:45:ST3_smx:INFO: chip: 0-1 44.073563 C 1147.806000 mV
10:02:45:ST3_smx:INFO: # loops 0
10:02:47:ST3_smx:INFO: # loops 1
10:02:49:ST3_smx:INFO: # loops 2
10:02:50:ST3_smx:INFO: # loops 3
10:02:52:ST3_smx:INFO: # loops 4
10:02:54:ST3_smx:INFO: Total # of broken channels: 0
10:02:54:ST3_smx:INFO: List of broken channels: []
10:02:54:ST3_smx:INFO: Total # of broken channels: 0
10:02:54:ST3_smx:INFO: List of broken channels: []
10:02:54:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:02:58:ST3_smx:INFO: chip: 0-2 44.073563 C 1177.390875 mV
10:02:58:ST3_smx:INFO: # loops 0
10:03:00:ST3_smx:INFO: # loops 1
10:03:02:ST3_smx:INFO: # loops 2
10:03:03:ST3_smx:INFO: # loops 3
10:03:05:ST3_smx:INFO: # loops 4
10:03:07:ST3_smx:INFO: Total # of broken channels: 1
10:03:07:ST3_smx:INFO: List of broken channels: [1]
10:03:07:ST3_smx:INFO: Total # of broken channels: 5
10:03:07:ST3_smx:INFO: List of broken channels: [1, 10, 16, 18, 21]
10:03:07:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:03:11:ST3_smx:INFO: chip: 0-3 44.073563 C 1165.571835 mV
10:03:11:ST3_smx:INFO: # loops 0
10:03:13:ST3_smx:INFO: # loops 1
10:03:15:ST3_smx:INFO: # loops 2
10:03:16:ST3_smx:INFO: # loops 3
10:03:18:ST3_smx:INFO: # loops 4
10:03:20:ST3_smx:INFO: Total # of broken channels: 0
10:03:20:ST3_smx:INFO: List of broken channels: []
10:03:20:ST3_smx:INFO: Total # of broken channels: 0
10:03:20:ST3_smx:INFO: List of broken channels: []
10:03:20:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:03:24:ST3_smx:INFO: chip: 0-4 63.173842 C 1118.096875 mV
10:03:24:ST3_smx:INFO: # loops 0
10:03:26:ST3_smx:INFO: # loops 1
10:03:27:ST3_smx:INFO: # loops 2
10:03:29:ST3_smx:INFO: # loops 3
10:03:31:ST3_smx:INFO: # loops 4
10:03:32:ST3_smx:INFO: Total # of broken channels: 0
10:03:32:ST3_smx:INFO: List of broken channels: []
10:03:32:ST3_smx:INFO: Total # of broken channels: 0
10:03:32:ST3_smx:INFO: List of broken channels: []
10:03:33:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:03:37:ST3_smx:INFO: chip: 0-5 47.250730 C 1165.571835 mV
10:03:37:ST3_smx:INFO: # loops 0
10:03:38:ST3_smx:INFO: # loops 1
10:03:40:ST3_smx:INFO: # loops 2
10:03:42:ST3_smx:INFO: # loops 3
10:03:43:ST3_smx:INFO: # loops 4
10:03:45:ST3_smx:INFO: Total # of broken channels: 0
10:03:45:ST3_smx:INFO: List of broken channels: []
10:03:45:ST3_smx:INFO: Total # of broken channels: 0
10:03:45:ST3_smx:INFO: List of broken channels: []
10:03:46:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:03:49:ST3_smx:INFO: chip: 0-6 53.612520 C 1153.732915 mV
10:03:49:ST3_smx:INFO: # loops 0
10:03:51:ST3_smx:INFO: # loops 1
10:03:53:ST3_smx:INFO: # loops 2
10:03:54:ST3_smx:INFO: # loops 3
10:03:56:ST3_smx:INFO: # loops 4
10:03:58:ST3_smx:INFO: Total # of broken channels: 0
10:03:58:ST3_smx:INFO: List of broken channels: []
10:03:58:ST3_smx:INFO: Total # of broken channels: 0
10:03:58:ST3_smx:INFO: List of broken channels: []
10:03:58:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
10:04:02:ST3_smx:INFO: chip: 0-7 59.984250 C 1135.937260 mV
10:04:02:ST3_smx:INFO: # loops 0
10:04:04:ST3_smx:INFO: # loops 1
10:04:06:ST3_smx:INFO: # loops 2
10:04:07:ST3_smx:INFO: # loops 3
10:04:09:ST3_smx:INFO: # loops 4
10:04:11:ST3_smx:INFO: Total # of broken channels: 0
10:04:11:ST3_smx:INFO: List of broken channels: []
10:04:11:ST3_smx:INFO: Total # of broken channels: 0
10:04:11:ST3_smx:INFO: List of broken channels: []
10:04:11:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
10:04:11:febtest:INFO: 0-0 | XA-000-08-002-000-001-242-05 | 53.6 | 1147.8
10:04:12:febtest:INFO: 0-1 | XA-000-08-002-000-001-228-02 | 53.6 | 1135.9
10:04:12:febtest:INFO: 0-2 | XA-000-08-002-000-001-240-05 | 53.6 | 1165.6
10:04:12:febtest:INFO: 0-3 | XA-000-08-002-000-001-232-02 | 50.4 | 1159.7
10:04:12:febtest:INFO: 0-4 | XA-000-08-002-000-001-235-02 | 69.6 | 1112.1
10:04:12:febtest:INFO: 0-5 | XA-000-08-002-000-001-239-02 | 53.6 | 1159.7
10:04:13:febtest:INFO: 0-6 | XA-000-08-002-000-001-229-02 | 60.0 | 1153.7
10:04:13:febtest:INFO: 0-7 | XA-000-08-002-000-001-241-05 | 63.2 | 1135.9
10:04:16:ST3_Shared:INFO: /home/cbm/public_html/Production_LogDir//FEB/FEB_2037/B//TestDate_2023_09_21-10_02_14/