Go Back
FEB_2060 12.01.24 13:29:22
TextEdit.txt
13:29:17:febtest:INFO: FEB 8-2 selected
13:29:17:smx_tester:INFO: Setting Elink clock mode to 160 MHz
13:29:22:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:29:22:ST3_Shared:INFO: -----------------------FEB-Microcable-----------------------
13:29:22:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:29:22:febtest:INFO: Testing FEB with SN 2060
13:29:24:smx_tester:INFO: Scanning setup
13:29:24:elinks:INFO: Disabling clock on downlink 0
13:29:24:elinks:INFO: Disabling clock on downlink 1
13:29:24:elinks:INFO: Disabling clock on downlink 2
13:29:24:elinks:INFO: Disabling clock on downlink 3
13:29:24:elinks:INFO: Disabling clock on downlink 4
13:29:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:29:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
13:29:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:29:24:elinks:INFO: Disabling clock on downlink 0
13:29:24:elinks:INFO: Disabling clock on downlink 1
13:29:24:elinks:INFO: Disabling clock on downlink 2
13:29:24:elinks:INFO: Disabling clock on downlink 3
13:29:24:elinks:INFO: Disabling clock on downlink 4
13:29:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:29:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:29:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:29:24:elinks:INFO: Disabling clock on downlink 0
13:29:24:elinks:INFO: Disabling clock on downlink 1
13:29:24:elinks:INFO: Disabling clock on downlink 2
13:29:24:elinks:INFO: Disabling clock on downlink 3
13:29:24:elinks:INFO: Disabling clock on downlink 4
13:29:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:29:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
13:29:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
13:29:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:29:24:elinks:INFO: Disabling clock on downlink 0
13:29:24:elinks:INFO: Disabling clock on downlink 1
13:29:24:elinks:INFO: Disabling clock on downlink 2
13:29:24:elinks:INFO: Disabling clock on downlink 3
13:29:24:elinks:INFO: Disabling clock on downlink 4
13:29:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:29:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
13:29:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:29:24:elinks:INFO: Disabling clock on downlink 0
13:29:24:elinks:INFO: Disabling clock on downlink 1
13:29:24:elinks:INFO: Disabling clock on downlink 2
13:29:24:elinks:INFO: Disabling clock on downlink 3
13:29:24:elinks:INFO: Disabling clock on downlink 4
13:29:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:29:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
13:29:25:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:29:25:setup_element:INFO: Scanning clock phase
13:29:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:29:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:29:25:setup_element:INFO: Clock phase scan results for group 0, downlink 2
13:29:25:setup_element:INFO: Eye window for uplink 16: _________________________________________________________________________XXXXXXX
Clock Delay: 36
13:29:25:setup_element:INFO: Eye window for uplink 17: _________________________________________________________________________XXXXXXX
Clock Delay: 36
13:29:25:setup_element:INFO: Eye window for uplink 18: _________________________________________________________________________XXXXXXX
Clock Delay: 36
13:29:25:setup_element:INFO: Eye window for uplink 19: _________________________________________________________________________XXXXXXX
Clock Delay: 36
13:29:25:setup_element:INFO: Eye window for uplink 20: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
13:29:25:setup_element:INFO: Eye window for uplink 21: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
13:29:25:setup_element:INFO: Eye window for uplink 22: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
13:29:25:setup_element:INFO: Eye window for uplink 23: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
13:29:25:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
13:29:25:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
13:29:25:setup_element:INFO: Eye window for uplink 26: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
13:29:25:setup_element:INFO: Eye window for uplink 27: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
13:29:25:setup_element:INFO: Eye window for uplink 28: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
13:29:25:setup_element:INFO: Eye window for uplink 29: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
13:29:25:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
13:29:25:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
13:29:25:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 2
13:29:25:setup_element:INFO: Scanning data phases
13:29:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:29:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:29:31:setup_element:INFO: Data phase scan results for group 0, downlink 2
13:29:31:setup_element:INFO: Eye window for uplink 16: _XXXXX__________________________________
Data delay found: 23
13:29:31:setup_element:INFO: Eye window for uplink 17: XX__________________________________XXXX
Data delay found: 18
13:29:31:setup_element:INFO: Eye window for uplink 18: _XXXXXX_________________________________
Data delay found: 23
13:29:31:setup_element:INFO: Eye window for uplink 19: XXXX__________________________________XX
Data delay found: 20
13:29:31:setup_element:INFO: Eye window for uplink 20: _________________________________XXXXX__
Data delay found: 15
13:29:31:setup_element:INFO: Eye window for uplink 21: ________________________________XXXXXX__
Data delay found: 14
13:29:31:setup_element:INFO: Eye window for uplink 22: XX_________________________________XXXXX
Data delay found: 18
13:29:31:setup_element:INFO: Eye window for uplink 23: _________________________________XXXXX__
Data delay found: 15
13:29:31:setup_element:INFO: Eye window for uplink 24: ___XXXXX________________________________
Data delay found: 25
13:29:31:setup_element:INFO: Eye window for uplink 25: ______XXXX______________________________
Data delay found: 27
13:29:31:setup_element:INFO: Eye window for uplink 26: __XXXXX_________________________________
Data delay found: 24
13:29:31:setup_element:INFO: Eye window for uplink 27: _____XXXXXX_____________________________
Data delay found: 27
13:29:31:setup_element:INFO: Eye window for uplink 28: __________XXXXX_________________________
Data delay found: 32
13:29:31:setup_element:INFO: Eye window for uplink 29: ___________XXXXXX_______________________
Data delay found: 33
13:29:31:setup_element:INFO: Eye window for uplink 30: _____________XXXXX______________________
Data delay found: 35
13:29:31:setup_element:INFO: Eye window for uplink 31: ___________XXXXXX_______________________
Data delay found: 33
13:29:31:setup_element:INFO: Setting the data phase to 23 for uplink 16
13:29:31:setup_element:INFO: Setting the data phase to 18 for uplink 17
13:29:31:setup_element:INFO: Setting the data phase to 23 for uplink 18
13:29:31:setup_element:INFO: Setting the data phase to 20 for uplink 19
13:29:31:setup_element:INFO: Setting the data phase to 15 for uplink 20
13:29:31:setup_element:INFO: Setting the data phase to 14 for uplink 21
13:29:31:setup_element:INFO: Setting the data phase to 18 for uplink 22
13:29:31:setup_element:INFO: Setting the data phase to 15 for uplink 23
13:29:31:setup_element:INFO: Setting the data phase to 25 for uplink 24
13:29:31:setup_element:INFO: Setting the data phase to 27 for uplink 25
13:29:31:setup_element:INFO: Setting the data phase to 24 for uplink 26
13:29:31:setup_element:INFO: Setting the data phase to 27 for uplink 27
13:29:31:setup_element:INFO: Setting the data phase to 32 for uplink 28
13:29:31:setup_element:INFO: Setting the data phase to 33 for uplink 29
13:29:31:setup_element:INFO: Setting the data phase to 35 for uplink 30
13:29:31:setup_element:INFO: Setting the data phase to 33 for uplink 31
13:29:31:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 69
Eye Windows:
Uplink 16: _________________________________________________________________________XXXXXXX
Uplink 17: _________________________________________________________________________XXXXXXX
Uplink 18: _________________________________________________________________________XXXXXXX
Uplink 19: _________________________________________________________________________XXXXXXX
Uplink 20: _____________________________________________________________________XXXXXXXXX__
Uplink 21: _____________________________________________________________________XXXXXXXXX__
Uplink 22: _______________________________________________________________________XXXXXXXX_
Uplink 23: _______________________________________________________________________XXXXXXXX_
Uplink 24: _____________________________________________________________________XXXXXXXXX__
Uplink 25: _____________________________________________________________________XXXXXXXXX__
Uplink 26: _____________________________________________________________________XXXXXXXX___
Uplink 27: _____________________________________________________________________XXXXXXXX___
Uplink 28: _______________________________________________________________________XXXXXXXX_
Uplink 29: _______________________________________________________________________XXXXXXXX_
Uplink 30: _______________________________________________________________________XXXXXXX__
Uplink 31: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 17:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 18:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 19:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 20:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 21:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 22:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 23:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 24:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 36
Eye Window: ______XXXX______________________________
Uplink 26:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 27:
Optimal Phase: 27
Window Length: 34
Eye Window: _____XXXXXX_____________________________
Uplink 28:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 29:
Optimal Phase: 33
Window Length: 34
Eye Window: ___________XXXXXX_______________________
Uplink 30:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 31:
Optimal Phase: 33
Window Length: 34
Eye Window: ___________XXXXXX_______________________
]
13:29:31:setup_element:INFO: Beginning SMX ASICs map scan
13:29:31:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:29:31:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:29:31:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
13:29:31:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
13:29:31:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
13:29:31:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
13:29:31:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
13:29:31:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
13:29:31:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
13:29:31:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
13:29:31:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
13:29:31:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
13:29:31:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
13:29:31:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
13:29:32:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
13:29:32:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
13:29:32:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
13:29:32:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
13:29:32:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
13:29:32:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
13:29:32:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
13:29:33:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 69
Eye Windows:
Uplink 16: _________________________________________________________________________XXXXXXX
Uplink 17: _________________________________________________________________________XXXXXXX
Uplink 18: _________________________________________________________________________XXXXXXX
Uplink 19: _________________________________________________________________________XXXXXXX
Uplink 20: _____________________________________________________________________XXXXXXXXX__
Uplink 21: _____________________________________________________________________XXXXXXXXX__
Uplink 22: _______________________________________________________________________XXXXXXXX_
Uplink 23: _______________________________________________________________________XXXXXXXX_
Uplink 24: _____________________________________________________________________XXXXXXXXX__
Uplink 25: _____________________________________________________________________XXXXXXXXX__
Uplink 26: _____________________________________________________________________XXXXXXXX___
Uplink 27: _____________________________________________________________________XXXXXXXX___
Uplink 28: _______________________________________________________________________XXXXXXXX_
Uplink 29: _______________________________________________________________________XXXXXXXX_
Uplink 30: _______________________________________________________________________XXXXXXX__
Uplink 31: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 17:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 18:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 19:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 20:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 21:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 22:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 23:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 24:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 36
Eye Window: ______XXXX______________________________
Uplink 26:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 27:
Optimal Phase: 27
Window Length: 34
Eye Window: _____XXXXXX_____________________________
Uplink 28:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 29:
Optimal Phase: 33
Window Length: 34
Eye Window: ___________XXXXXX_______________________
Uplink 30:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 31:
Optimal Phase: 33
Window Length: 34
Eye Window: ___________XXXXXX_______________________
13:29:33:setup_element:INFO: Performing Elink synchronization
13:29:33:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:29:33:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:29:33:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
13:29:33:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
13:29:33:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
13:29:33:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
13:29:34:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 2 | 0 | [23] | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | [(0, 24), (1, 25)]
13:29:34:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
13:29:35:febtest:INFO: 23-0 | XA-000-08-002-000-005-241-03 | 37.7 | 1171.5
13:29:35:febtest:INFO: 30-1 | XA-000-08-002-000-001-168-07 | 31.4 | 1201.0
13:29:35:febtest:INFO: 21-2 | XA-000-08-002-000-001-163-07 | 34.6 | 1201.0
13:29:35:febtest:INFO: 28-3 | XA-000-08-002-000-001-166-07 | 53.6 | 1124.0
13:29:35:febtest:INFO: 19-4 | XA-000-08-002-000-005-202-10 | 37.7 | 1177.4
13:29:36:febtest:INFO: 26-5 | XA-000-08-002-000-001-144-14 | 28.2 | 1218.6
13:29:36:febtest:INFO: 17-6 | XA-000-08-002-000-005-188-06 | 31.4 | 1201.0
13:29:36:febtest:INFO: 24-7 | XA-000-08-002-000-001-167-07 | 37.7 | 1183.3
13:29:36:ST3_smx:INFO: Configuring SMX FAST
13:29:38:ST3_smx:INFO: chip: 23-0 37.726682 C 1177.390875 mV
13:29:38:ST3_smx:INFO: Electrons
13:29:38:ST3_smx:INFO: # loops 0
13:29:40:ST3_smx:INFO: # loops 1
13:29:42:ST3_smx:INFO: # loops 2
13:29:43:ST3_smx:INFO: # loops 3
13:29:45:ST3_smx:INFO: # loops 4
13:29:47:ST3_smx:INFO: Total # of broken channels: 0
13:29:47:ST3_smx:INFO: List of broken channels: []
13:29:47:ST3_smx:INFO: Total # of broken channels: 0
13:29:47:ST3_smx:INFO: List of broken channels: []
13:29:47:ST3_smx:INFO: Configuring SMX FAST
13:29:49:ST3_smx:INFO: chip: 30-1 34.556970 C 1195.082160 mV
13:29:49:ST3_smx:INFO: Electrons
13:29:49:ST3_smx:INFO: # loops 0
13:29:51:ST3_smx:INFO: # loops 1
13:29:53:ST3_smx:INFO: # loops 2
13:29:54:ST3_smx:INFO: # loops 3
13:29:56:ST3_smx:INFO: # loops 4
13:29:58:ST3_smx:INFO: Total # of broken channels: 0
13:29:58:ST3_smx:INFO: List of broken channels: []
13:29:58:ST3_smx:INFO: Total # of broken channels: 0
13:29:58:ST3_smx:INFO: List of broken channels: []
13:29:58:ST3_smx:INFO: Configuring SMX FAST
13:30:00:ST3_smx:INFO: chip: 21-2 44.073563 C 1171.483840 mV
13:30:00:ST3_smx:INFO: Electrons
13:30:00:ST3_smx:INFO: # loops 0
13:30:02:ST3_smx:INFO: # loops 1
13:30:03:ST3_smx:INFO: # loops 2
13:30:05:ST3_smx:INFO: # loops 3
13:30:07:ST3_smx:INFO: # loops 4
13:30:08:ST3_smx:INFO: Total # of broken channels: 0
13:30:08:ST3_smx:INFO: List of broken channels: []
13:30:09:ST3_smx:INFO: Total # of broken channels: 0
13:30:09:ST3_smx:INFO: List of broken channels: []
13:30:09:ST3_smx:INFO: Configuring SMX FAST
13:30:11:ST3_smx:INFO: chip: 28-3 63.173842 C 1100.211760 mV
13:30:11:ST3_smx:INFO: Electrons
13:30:11:ST3_smx:INFO: # loops 0
13:30:13:ST3_smx:INFO: # loops 1
13:30:14:ST3_smx:INFO: # loops 2
13:30:16:ST3_smx:INFO: # loops 3
13:30:18:ST3_smx:INFO: # loops 4
13:30:19:ST3_smx:INFO: Total # of broken channels: 0
13:30:19:ST3_smx:INFO: List of broken channels: []
13:30:19:ST3_smx:INFO: Total # of broken channels: 0
13:30:19:ST3_smx:INFO: List of broken channels: []
13:30:20:ST3_smx:INFO: Configuring SMX FAST
13:30:22:ST3_smx:INFO: chip: 19-4 37.726682 C 1189.190035 mV
13:30:22:ST3_smx:INFO: Electrons
13:30:22:ST3_smx:INFO: # loops 0
13:30:24:ST3_smx:INFO: # loops 1
13:30:25:ST3_smx:INFO: # loops 2
13:30:27:ST3_smx:INFO: # loops 3
13:30:29:ST3_smx:INFO: # loops 4
13:30:30:ST3_smx:INFO: Total # of broken channels: 0
13:30:30:ST3_smx:INFO: List of broken channels: []
13:30:30:ST3_smx:INFO: Total # of broken channels: 0
13:30:30:ST3_smx:INFO: List of broken channels: []
13:30:31:ST3_smx:INFO: Configuring SMX FAST
13:30:33:ST3_smx:INFO: chip: 26-5 37.726682 C 1189.190035 mV
13:30:33:ST3_smx:INFO: Electrons
13:30:33:ST3_smx:INFO: # loops 0
13:30:34:ST3_smx:INFO: # loops 1
13:30:36:ST3_smx:INFO: # loops 2
13:30:38:ST3_smx:INFO: # loops 3
13:30:39:ST3_smx:INFO: # loops 4
13:30:41:ST3_smx:INFO: Total # of broken channels: 0
13:30:41:ST3_smx:INFO: List of broken channels: []
13:30:41:ST3_smx:INFO: Total # of broken channels: 0
13:30:41:ST3_smx:INFO: List of broken channels: []
13:30:42:ST3_smx:INFO: Configuring SMX FAST
13:30:43:ST3_smx:INFO: chip: 17-6 37.726682 C 1189.190035 mV
13:30:43:ST3_smx:INFO: Electrons
13:30:43:ST3_smx:INFO: # loops 0
13:30:45:ST3_smx:INFO: # loops 1
13:30:47:ST3_smx:INFO: # loops 2
13:30:48:ST3_smx:INFO: # loops 3
13:30:50:ST3_smx:INFO: # loops 4
13:30:52:ST3_smx:INFO: Total # of broken channels: 0
13:30:52:ST3_smx:INFO: List of broken channels: []
13:30:52:ST3_smx:INFO: Total # of broken channels: 0
13:30:52:ST3_smx:INFO: List of broken channels: []
13:30:52:ST3_smx:INFO: Configuring SMX FAST
13:30:54:ST3_smx:INFO: chip: 24-7 44.073563 C 1171.483840 mV
13:30:54:ST3_smx:INFO: Electrons
13:30:54:ST3_smx:INFO: # loops 0
13:30:56:ST3_smx:INFO: # loops 1
13:30:58:ST3_smx:INFO: # loops 2
13:30:59:ST3_smx:INFO: # loops 3
13:31:01:ST3_smx:INFO: # loops 4
13:31:02:ST3_smx:INFO: Total # of broken channels: 0
13:31:02:ST3_smx:INFO: List of broken channels: []
13:31:02:ST3_smx:INFO: Total # of broken channels: 0
13:31:02:ST3_smx:INFO: List of broken channels: []
13:31:03:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
13:31:03:febtest:INFO: 23-0 | XA-000-08-002-000-005-241-03 | 44.1 | 1177.4
13:31:03:febtest:INFO: 30-1 | XA-000-08-002-000-001-168-07 | 37.7 | 1195.1
13:31:04:febtest:INFO: 21-2 | XA-000-08-002-000-001-163-07 | 44.1 | 1177.4
13:31:04:febtest:INFO: 28-3 | XA-000-08-002-000-001-166-07 | 63.2 | 1100.2
13:31:04:febtest:INFO: 19-4 | XA-000-08-002-000-005-202-10 | 37.7 | 1189.2
13:31:04:febtest:INFO: 26-5 | XA-000-08-002-000-001-144-14 | 37.7 | 1189.2
13:31:05:febtest:INFO: 17-6 | XA-000-08-002-000-005-188-06 | 37.7 | 1189.2
13:31:05:febtest:INFO: 24-7 | XA-000-08-002-000-001-167-07 | 44.1 | 1171.5
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 2024_01_12-13_29_22
OPERATOR : Oleksandr S.;
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L6DL200120 M6DL2B2001202B2 124 A
FEB_SN : 2060
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
---------------------------------------
VI_before_Init : ['2.447', '1.9120', '1.846', '2.2800', '7.001', '1.5550', '7.001', '1.5550']
VI_after__Init : ['2.450', '1.9770', '1.850', '0.6014', '7.000', '1.5430', '7.000', '1.5430']
VI_at__the_End : ['0', '0', '0', '0', '0', '0']
13:31:06:ST3_Shared:INFO: /home/cbm/public_html/Production_LogDir//FEB/FEB_2060/TestDate_2024_01_12-13_29_22/