Go Back
FEB_2066 15.11.23 11:03:38
TextEdit.txt
11:03:05:ST3_hmp4040:INFO: HAMEG,HMP2030,017836163,HW50010002/SW2.30
11:03:06:febtest:INFO: FEB8.2 selected
11:03:08:ST3_Shared:INFO: Listo of operators:Robert V.;
11:03:23:smx_tester:INFO: Setting Elink clock mode to 160 MHz
11:03:32:febtest:INFO: FEB 8-2 B @ GSI
11:03:38:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:03:38:ST3_Shared:INFO: -----------------------FEB-Microcable-----------------------
11:03:38:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:03:38:febtest:INFO: Tsting FEB with SN 2066
11:03:39:smx_tester:INFO: Scanning setup
11:03:39:elinks:INFO: Disabling clock on downlink 0
11:03:39:elinks:INFO: Disabling clock on downlink 1
11:03:39:elinks:INFO: Disabling clock on downlink 2
11:03:39:elinks:INFO: Disabling clock on downlink 3
11:03:39:elinks:INFO: Disabling clock on downlink 4
11:03:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:03:39:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 0
11:03:39:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 1
11:03:39:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 2
11:03:39:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 3
11:03:39:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 4
11:03:39:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 5
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 6
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 7
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 8
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 9
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 10
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 11
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 12
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 13
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 14
11:03:40:setup_element:INFO: SOS detected for group 0, downlink 0, uplink 15
11:03:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:40:elinks:INFO: Disabling clock on downlink 0
11:03:40:elinks:INFO: Disabling clock on downlink 1
11:03:40:elinks:INFO: Disabling clock on downlink 2
11:03:40:elinks:INFO: Disabling clock on downlink 3
11:03:40:elinks:INFO: Disabling clock on downlink 4
11:03:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:03:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:40:elinks:INFO: Disabling clock on downlink 0
11:03:40:elinks:INFO: Disabling clock on downlink 1
11:03:40:elinks:INFO: Disabling clock on downlink 2
11:03:40:elinks:INFO: Disabling clock on downlink 3
11:03:40:elinks:INFO: Disabling clock on downlink 4
11:03:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:03:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:40:elinks:INFO: Disabling clock on downlink 0
11:03:40:elinks:INFO: Disabling clock on downlink 1
11:03:40:elinks:INFO: Disabling clock on downlink 2
11:03:40:elinks:INFO: Disabling clock on downlink 3
11:03:40:elinks:INFO: Disabling clock on downlink 4
11:03:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
11:03:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:40:elinks:INFO: Disabling clock on downlink 0
11:03:40:elinks:INFO: Disabling clock on downlink 1
11:03:40:elinks:INFO: Disabling clock on downlink 2
11:03:40:elinks:INFO: Disabling clock on downlink 3
11:03:40:elinks:INFO: Disabling clock on downlink 4
11:03:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
11:03:40:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:40:setup_element:INFO: Scanning clock phase
11:03:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:03:40:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [0]
11:03:41:setup_element:INFO: Clock phase scan results for group 0, downlink 0
11:03:41:setup_element:INFO: Eye window for uplink 0 : ________________________________________________________________________XXXXXXXX
Clock Delay: 35
11:03:41:setup_element:INFO: Eye window for uplink 1 : ________________________________________________________________________XXXXXXXX
Clock Delay: 35
11:03:41:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
11:03:41:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________________XXXXXXX__
Clock Delay: 34
11:03:41:setup_element:INFO: Eye window for uplink 4 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:03:41:setup_element:INFO: Eye window for uplink 5 : ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:03:41:setup_element:INFO: Eye window for uplink 6 : _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:03:41:setup_element:INFO: Eye window for uplink 7 : _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:03:41:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
11:03:41:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXXX___
Clock Delay: 33
11:03:41:setup_element:INFO: Eye window for uplink 10: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
11:03:41:setup_element:INFO: Eye window for uplink 11: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
11:03:41:setup_element:INFO: Eye window for uplink 12: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
11:03:41:setup_element:INFO: Eye window for uplink 13: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
11:03:41:setup_element:INFO: Eye window for uplink 14: _________________________________________________________________________XXXXXXX
Clock Delay: 36
11:03:41:setup_element:INFO: Eye window for uplink 15: _________________________________________________________________________XXXXXXX
Clock Delay: 36
11:03:41:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 0
11:03:41:setup_element:INFO: Scanning data phases
11:03:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:03:41:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [0]
11:03:46:setup_element:INFO: Data phase scan results for group 0, downlink 0
11:03:46:setup_element:INFO: Eye window for uplink 0 : _________________________________XXXXXX_
Data delay found: 15
11:03:46:setup_element:INFO: Eye window for uplink 1 : ______________________________XXXXX_____
Data delay found: 12
11:03:46:setup_element:INFO: Eye window for uplink 2 : _______________________________XXXXX____
Data delay found: 13
11:03:46:setup_element:INFO: Eye window for uplink 3 : _____________________________XXXXX______
Data delay found: 11
11:03:46:setup_element:INFO: Eye window for uplink 4 : _______________________________XXXXXX___
Data delay found: 13
11:03:46:setup_element:INFO: Eye window for uplink 5 : ____________________________XXXXX_______
Data delay found: 10
11:03:46:setup_element:INFO: Eye window for uplink 6 : ______________________________XXXXX_____
Data delay found: 12
11:03:46:setup_element:INFO: Eye window for uplink 7 : ___________________________XXXX_________
Data delay found: 8
11:03:46:setup_element:INFO: Eye window for uplink 8 : XX___________________________________XXX
Data delay found: 19
11:03:46:setup_element:INFO: Eye window for uplink 9 : _XXXXX__________________________________
Data delay found: 23
11:03:46:setup_element:INFO: Eye window for uplink 10: __XXXXX_________________________________
Data delay found: 24
11:03:46:setup_element:INFO: Eye window for uplink 11: _____XXXXX______________________________
Data delay found: 27
11:03:46:setup_element:INFO: Eye window for uplink 12: _______XXXXX____________________________
Data delay found: 29
11:03:46:setup_element:INFO: Eye window for uplink 13: __________XXXXX_________________________
Data delay found: 32
11:03:46:setup_element:INFO: Eye window for uplink 14: ___________XXXX_________________________
Data delay found: 32
11:03:46:setup_element:INFO: Eye window for uplink 15: _____________XXXXXX_____________________
Data delay found: 35
11:03:46:setup_element:INFO: Setting the data phase to 15 for uplink 0
11:03:46:setup_element:INFO: Setting the data phase to 12 for uplink 1
11:03:46:setup_element:INFO: Setting the data phase to 13 for uplink 2
11:03:46:setup_element:INFO: Setting the data phase to 11 for uplink 3
11:03:46:setup_element:INFO: Setting the data phase to 13 for uplink 4
11:03:46:setup_element:INFO: Setting the data phase to 10 for uplink 5
11:03:46:setup_element:INFO: Setting the data phase to 12 for uplink 6
11:03:46:setup_element:INFO: Setting the data phase to 8 for uplink 7
11:03:46:setup_element:INFO: Setting the data phase to 19 for uplink 8
11:03:46:setup_element:INFO: Setting the data phase to 23 for uplink 9
11:03:46:setup_element:INFO: Setting the data phase to 24 for uplink 10
11:03:46:setup_element:INFO: Setting the data phase to 27 for uplink 11
11:03:46:setup_element:INFO: Setting the data phase to 29 for uplink 12
11:03:46:setup_element:INFO: Setting the data phase to 32 for uplink 13
11:03:46:setup_element:INFO: Setting the data phase to 32 for uplink 14
11:03:46:setup_element:INFO: Setting the data phase to 35 for uplink 15
11:03:46:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 0
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 69
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXXX
Uplink 1: ________________________________________________________________________XXXXXXXX
Uplink 2: _______________________________________________________________________XXXXXXX__
Uplink 3: _______________________________________________________________________XXXXXXX__
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: _____________________________________________________________________XXXXXXXXX__
Uplink 7: _____________________________________________________________________XXXXXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXX___
Uplink 9: ______________________________________________________________________XXXXXXX___
Uplink 10: _______________________________________________________________________XXXXXXX__
Uplink 11: _______________________________________________________________________XXXXXXX__
Uplink 12: ________________________________________________________________________XXXXXXX_
Uplink 13: ________________________________________________________________________XXXXXXX_
Uplink 14: _________________________________________________________________________XXXXXXX
Uplink 15: _________________________________________________________________________XXXXXXX
Data phase characteristics:
Uplink 0:
Optimal Phase: 15
Window Length: 34
Eye Window: _________________________________XXXXXX_
Uplink 1:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 2:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 3:
Optimal Phase: 11
Window Length: 35
Eye Window: _____________________________XXXXX______
Uplink 4:
Optimal Phase: 13
Window Length: 34
Eye Window: _______________________________XXXXXX___
Uplink 5:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 6:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 7:
Optimal Phase: 8
Window Length: 36
Eye Window: ___________________________XXXX_________
Uplink 8:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 9:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 10:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 11:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 12:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 13:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 14:
Optimal Phase: 32
Window Length: 36
Eye Window: ___________XXXX_________________________
Uplink 15:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
]
11:03:46:setup_element:INFO: Beginning SMX ASICs map scan
11:03:46:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:03:46:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [0]
11:03:46:master:INFO: Setting encoding mode EOS for groups [0], downlinks [0]
11:03:46:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [0]
11:03:46:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
11:03:46:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 7
11:03:47:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 6
11:03:47:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 14
11:03:47:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 15
11:03:47:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 5
11:03:47:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 12
11:03:47:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 13
11:03:47:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 3
11:03:47:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 2
11:03:47:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 10
11:03:47:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 11
11:03:48:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 1
11:03:48:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 0
11:03:48:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 8
11:03:48:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 9
11:03:49:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 0
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x1: (ASIC uplink, uplink): (0, 14), (1, 15)
ASIC address 0x2: (ASIC uplink, uplink): (0, 5)
ASIC address 0x3: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x4: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x5: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x6: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x7: (ASIC uplink, uplink): (0, 8), (1, 9)
Clock Phase Characteristic:
Optimal Phase: 34
Window Length: 69
Eye Windows:
Uplink 0: ________________________________________________________________________XXXXXXXX
Uplink 1: ________________________________________________________________________XXXXXXXX
Uplink 2: _______________________________________________________________________XXXXXXX__
Uplink 3: _______________________________________________________________________XXXXXXX__
Uplink 4: ______________________________________________________________________XXXXXXXX__
Uplink 5: ______________________________________________________________________XXXXXXXX__
Uplink 6: _____________________________________________________________________XXXXXXXXX__
Uplink 7: _____________________________________________________________________XXXXXXXXX__
Uplink 8: ______________________________________________________________________XXXXXXX___
Uplink 9: ______________________________________________________________________XXXXXXX___
Uplink 10: _______________________________________________________________________XXXXXXX__
Uplink 11: _______________________________________________________________________XXXXXXX__
Uplink 12: ________________________________________________________________________XXXXXXX_
Uplink 13: ________________________________________________________________________XXXXXXX_
Uplink 14: _________________________________________________________________________XXXXXXX
Uplink 15: _________________________________________________________________________XXXXXXX
Data phase characteristics:
Uplink 0:
Optimal Phase: 15
Window Length: 34
Eye Window: _________________________________XXXXXX_
Uplink 1:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 2:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 3:
Optimal Phase: 11
Window Length: 35
Eye Window: _____________________________XXXXX______
Uplink 4:
Optimal Phase: 13
Window Length: 34
Eye Window: _______________________________XXXXXX___
Uplink 5:
Optimal Phase: 10
Window Length: 35
Eye Window: ____________________________XXXXX_______
Uplink 6:
Optimal Phase: 12
Window Length: 35
Eye Window: ______________________________XXXXX_____
Uplink 7:
Optimal Phase: 8
Window Length: 36
Eye Window: ___________________________XXXX_________
Uplink 8:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 9:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 10:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 11:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 12:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 13:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 14:
Optimal Phase: 32
Window Length: 36
Eye Window: ___________XXXX_________________________
Uplink 15:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
11:03:49:setup_element:INFO: Performing Elink synchronization
11:03:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:03:49:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [0]
11:03:49:master:INFO: Setting encoding mode EOS for groups [0], downlinks [0]
11:03:49:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [0]
11:03:49:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 0
11:03:49:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
11:03:49:ST3_emu:INFO: Number of chips: 8
11:03:49:ST3_emu:INFO: Chip address: 0x0
11:03:49:ST3_emu:INFO: Chip address: 0x1
11:03:49:ST3_emu:INFO: Chip address: 0x2
11:03:49:ST3_emu:INFO: Chip address: 0x3
11:03:49:ST3_emu:INFO: Chip address: 0x4
11:03:49:ST3_emu:INFO: Chip address: 0x5
11:03:49:ST3_emu:INFO: Chip address: 0x6
11:03:49:ST3_emu:INFO: Chip address: 0x7
11:03:50:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
11:03:51:febtest:INFO: 0-0 | XA-000-08-002-000-000-055-07 | 3.0 | 1300.3
11:03:51:febtest:INFO: 0-1 | XA-000-08-002-001-008-057-03 | 21.9 | 1212.7
11:03:51:febtest:INFO: 0-2 | XA-000-08-002-000-000-059-07 | 18.7 | 1242.0
11:03:51:febtest:INFO: 0-3 | XA-000-08-002-001-008-056-03 | 37.7 | 1159.7
11:03:52:febtest:INFO: 0-4 | XA-000-08-002-000-000-063-07 | 31.4 | 1189.2
11:03:52:febtest:INFO: 0-5 | XA-000-08-002-001-008-051-03 | 31.4 | 1177.4
11:03:52:febtest:INFO: 0-6 | XA-000-08-002-000-000-056-07 | 40.9 | 1147.8
11:03:52:febtest:INFO: 0-7 | XA-000-08-002-000-003-093-02 | 31.4 | 1177.4
11:03:52:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:03:56:ST3_smx:INFO: chip: 0-0 12.438562 C 1253.730060 mV
11:03:56:ST3_smx:INFO: # loops 0
11:03:58:ST3_smx:INFO: # loops 1
11:03:59:ST3_smx:INFO: # loops 2
11:04:01:ST3_smx:INFO: # loops 3
11:04:03:ST3_smx:INFO: # loops 4
11:04:04:ST3_smx:INFO: Total # of broken channels: 0
11:04:04:ST3_smx:INFO: List of broken channels: []
11:04:04:ST3_smx:INFO: Total # of broken channels: 0
11:04:04:ST3_smx:INFO: List of broken channels: []
11:04:05:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:04:09:ST3_smx:INFO: chip: 0-1 25.062742 C 1200.969315 mV
11:04:09:ST3_smx:INFO: # loops 0
11:04:11:ST3_smx:INFO: # loops 1
11:04:12:ST3_smx:INFO: # loops 2
11:04:14:ST3_smx:INFO: # loops 3
11:04:15:ST3_smx:INFO: # loops 4
11:04:17:ST3_smx:INFO: Total # of broken channels: 0
11:04:17:ST3_smx:INFO: List of broken channels: []
11:04:17:ST3_smx:INFO: Total # of broken channels: 0
11:04:17:ST3_smx:INFO: List of broken channels: []
11:04:17:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:04:21:ST3_smx:INFO: chip: 0-2 25.062742 C 1206.851500 mV
11:04:21:ST3_smx:INFO: # loops 0
11:04:23:ST3_smx:INFO: # loops 1
11:04:24:ST3_smx:INFO: # loops 2
11:04:26:ST3_smx:INFO: # loops 3
11:04:27:ST3_smx:INFO: # loops 4
11:04:29:ST3_smx:INFO: Total # of broken channels: 0
11:04:29:ST3_smx:INFO: List of broken channels: []
11:04:29:ST3_smx:INFO: Total # of broken channels: 0
11:04:29:ST3_smx:INFO: List of broken channels: []
11:04:29:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:04:33:ST3_smx:INFO: chip: 0-3 34.556970 C 1159.654860 mV
11:04:33:ST3_smx:INFO: # loops 0
11:04:35:ST3_smx:INFO: # loops 1
11:04:37:ST3_smx:INFO: # loops 2
11:04:38:ST3_smx:INFO: # loops 3
11:04:39:ST3_smx:INFO: # loops 4
11:04:41:ST3_smx:INFO: Total # of broken channels: 0
11:04:41:ST3_smx:INFO: List of broken channels: []
11:04:41:ST3_smx:INFO: Total # of broken channels: 0
11:04:41:ST3_smx:INFO: List of broken channels: []
11:04:41:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:04:45:ST3_smx:INFO: chip: 0-4 34.556970 C 1165.571835 mV
11:04:45:ST3_smx:INFO: # loops 0
11:04:47:ST3_smx:INFO: # loops 1
11:04:48:ST3_smx:INFO: # loops 2
11:04:50:ST3_smx:INFO: # loops 3
11:04:51:ST3_smx:INFO: # loops 4
11:04:53:ST3_smx:INFO: Total # of broken channels: 0
11:04:53:ST3_smx:INFO: List of broken channels: []
11:04:53:ST3_smx:INFO: Total # of broken channels: 2
11:04:53:ST3_smx:INFO: List of broken channels: [124, 126]
11:04:53:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:04:57:ST3_smx:INFO: chip: 0-5 28.225000 C 1183.292940 mV
11:04:57:ST3_smx:INFO: # loops 0
11:04:58:ST3_smx:INFO: # loops 1
11:05:00:ST3_smx:INFO: # loops 2
11:05:02:ST3_smx:INFO: # loops 3
11:05:03:ST3_smx:INFO: # loops 4
11:05:05:ST3_smx:INFO: Total # of broken channels: 0
11:05:05:ST3_smx:INFO: List of broken channels: []
11:05:05:ST3_smx:INFO: Total # of broken channels: 0
11:05:05:ST3_smx:INFO: List of broken channels: []
11:05:05:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:05:09:ST3_smx:INFO: chip: 0-6 44.073563 C 1135.937260 mV
11:05:09:ST3_smx:INFO: # loops 0
11:05:11:ST3_smx:INFO: # loops 1
11:05:12:ST3_smx:INFO: # loops 2
11:05:13:ST3_smx:INFO: # loops 3
11:05:15:ST3_smx:INFO: # loops 4
11:05:16:ST3_smx:INFO: Total # of broken channels: 0
11:05:16:ST3_smx:INFO: List of broken channels: []
11:05:16:ST3_smx:INFO: Total # of broken channels: 0
11:05:17:ST3_smx:INFO: List of broken channels: []
11:05:17:ST3_smx:INFO: PROCESS 1: Configuring AFE with typical values
11:05:21:ST3_smx:INFO: chip: 0-7 34.556970 C 1159.654860 mV
11:05:21:ST3_smx:INFO: # loops 0
11:05:22:ST3_smx:INFO: # loops 1
11:05:24:ST3_smx:INFO: # loops 2
11:05:25:ST3_smx:INFO: # loops 3
11:05:27:ST3_smx:INFO: # loops 4
11:05:28:ST3_smx:INFO: Total # of broken channels: 0
11:05:28:ST3_smx:INFO: List of broken channels: []
11:05:28:ST3_smx:INFO: Total # of broken channels: 0
11:05:28:ST3_smx:INFO: List of broken channels: []
11:05:29:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
11:05:29:febtest:INFO: 0-0 | XA-000-08-002-000-000-055-07 | 21.9 | 1242.0
11:05:29:febtest:INFO: 0-1 | XA-000-08-002-001-008-057-03 | 28.2 | 1189.2
11:05:29:febtest:INFO: 0-2 | XA-000-08-002-000-000-059-07 | 31.4 | 1201.0
11:05:30:febtest:INFO: 0-3 | XA-000-08-002-001-008-056-03 | 37.7 | 1153.7
11:05:30:febtest:INFO: 0-4 | XA-000-08-002-000-000-063-07 | 40.9 | 1159.7
11:05:30:febtest:INFO: 0-5 | XA-000-08-002-001-008-051-03 | 31.4 | 1177.4
11:05:30:febtest:INFO: 0-6 | XA-000-08-002-000-000-056-07 | 47.3 | 1135.9
11:05:31:febtest:INFO: 0-7 | XA-000-08-002-000-003-093-02 | 34.6 | 1153.7
11:05:46:ST3_Shared:INFO: /home/cbm/public_html/Production_LogDir//FEB/FEB_2066/TestDate_2023_11_15-11_03_38/