Go Back
FEB_2083 08.12.23 07:55:22
TextEdit.txt
07:55:07:febtest:INFO: FEB 8-2 selected
07:55:07:smx_tester:INFO: Setting Elink clock mode to 160 MHz
07:55:22:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:55:22:ST3_Shared:INFO: -------------------------FEB-Sensor-------------------------
07:55:22:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:55:56:ST3_ModuleSelector:INFO: L4UL001055 M4UL0T0010550B2 42 A
07:55:56:ST3_ModuleSelector:INFO:
07:55:56:febtest:INFO: Testing FEB with SN 2083
07:55:57:smx_tester:INFO: Scanning setup
07:55:57:elinks:INFO: Disabling clock on downlink 0
07:55:57:elinks:INFO: Disabling clock on downlink 1
07:55:57:elinks:INFO: Disabling clock on downlink 2
07:55:57:elinks:INFO: Disabling clock on downlink 3
07:55:57:elinks:INFO: Disabling clock on downlink 4
07:55:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:55:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
07:55:57:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:55:57:elinks:INFO: Disabling clock on downlink 0
07:55:57:elinks:INFO: Disabling clock on downlink 1
07:55:57:elinks:INFO: Disabling clock on downlink 2
07:55:57:elinks:INFO: Disabling clock on downlink 3
07:55:57:elinks:INFO: Disabling clock on downlink 4
07:55:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:55:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:55:57:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:55:57:elinks:INFO: Disabling clock on downlink 0
07:55:57:elinks:INFO: Disabling clock on downlink 1
07:55:57:elinks:INFO: Disabling clock on downlink 2
07:55:57:elinks:INFO: Disabling clock on downlink 3
07:55:57:elinks:INFO: Disabling clock on downlink 4
07:55:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:55:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
07:55:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
07:55:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:55:58:elinks:INFO: Disabling clock on downlink 0
07:55:58:elinks:INFO: Disabling clock on downlink 1
07:55:58:elinks:INFO: Disabling clock on downlink 2
07:55:58:elinks:INFO: Disabling clock on downlink 3
07:55:58:elinks:INFO: Disabling clock on downlink 4
07:55:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:55:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
07:55:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:55:58:elinks:INFO: Disabling clock on downlink 0
07:55:58:elinks:INFO: Disabling clock on downlink 1
07:55:58:elinks:INFO: Disabling clock on downlink 2
07:55:58:elinks:INFO: Disabling clock on downlink 3
07:55:58:elinks:INFO: Disabling clock on downlink 4
07:55:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:55:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
07:55:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:55:58:setup_element:INFO: Scanning clock phase
07:55:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:55:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:55:59:setup_element:INFO: Clock phase scan results for group 0, downlink 2
07:55:59:setup_element:INFO: Eye window for uplink 16: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
07:55:59:setup_element:INFO: Eye window for uplink 17: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
07:55:59:setup_element:INFO: Eye window for uplink 18: _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
07:55:59:setup_element:INFO: Eye window for uplink 19: _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
07:55:59:setup_element:INFO: Eye window for uplink 20: ________________________________________________________________________XXXXXXXX
Clock Delay: 35
07:55:59:setup_element:INFO: Eye window for uplink 21: ________________________________________________________________________XXXXXXXX
Clock Delay: 35
07:55:59:setup_element:INFO: Eye window for uplink 22: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:55:59:setup_element:INFO: Eye window for uplink 23: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:55:59:setup_element:INFO: Eye window for uplink 24: ________________________________________________________________________________
Clock Delay: 40
07:55:59:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________________________
Clock Delay: 40
07:55:59:setup_element:INFO: Eye window for uplink 26: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:55:59:setup_element:INFO: Eye window for uplink 27: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:55:59:setup_element:INFO: Eye window for uplink 28: X_______________________________________________________________________XXXXXXXX
Clock Delay: 36
07:55:59:setup_element:INFO: Eye window for uplink 29: X_______________________________________________________________________XXXXXXXX
Clock Delay: 36
07:55:59:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:55:59:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:55:59:setup_element:INFO: Setting the clock phase to 35 for group 0, downlink 2
07:55:59:setup_element:INFO: Scanning data phases
07:55:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:55:59:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:56:04:setup_element:INFO: Data phase scan results for group 0, downlink 2
07:56:04:setup_element:INFO: Eye window for uplink 16: XX___________________________________XXX
Data delay found: 19
07:56:04:setup_element:INFO: Eye window for uplink 17: __________________________________XXXX__
Data delay found: 15
07:56:04:setup_element:INFO: Eye window for uplink 18: XXX__________________________________XXX
Data delay found: 19
07:56:04:setup_element:INFO: Eye window for uplink 19: __________________________________XXXXX_
Data delay found: 16
07:56:04:setup_element:INFO: Eye window for uplink 20: XX___________________________________XXX
Data delay found: 19
07:56:04:setup_element:INFO: Eye window for uplink 21: X__________________________________XXXXX
Data delay found: 17
07:56:04:setup_element:INFO: Eye window for uplink 22: __________________________________XXXXX_
Data delay found: 16
07:56:04:setup_element:INFO: Eye window for uplink 23: ________________________________XXXXX___
Data delay found: 14
07:56:04:setup_element:INFO: Eye window for uplink 24: _____XXXXXX_____________________________
Data delay found: 27
07:56:04:setup_element:INFO: Eye window for uplink 25: ________XXXXX___________________________
Data delay found: 30
07:56:04:setup_element:INFO: Eye window for uplink 26: _______XXXXX____________________________
Data delay found: 29
07:56:04:setup_element:INFO: Eye window for uplink 27: __________XXXXXX________________________
Data delay found: 32
07:56:04:setup_element:INFO: Eye window for uplink 28: _____________XXXXX______________________
Data delay found: 35
07:56:04:setup_element:INFO: Eye window for uplink 29: ______________XXXXXX____________________
Data delay found: 36
07:56:04:setup_element:INFO: Eye window for uplink 30: ____________XXXXXX______________________
Data delay found: 34
07:56:04:setup_element:INFO: Eye window for uplink 31: ___________XXXXX________________________
Data delay found: 33
07:56:04:setup_element:INFO: Setting the data phase to 19 for uplink 16
07:56:04:setup_element:INFO: Setting the data phase to 15 for uplink 17
07:56:04:setup_element:INFO: Setting the data phase to 19 for uplink 18
07:56:04:setup_element:INFO: Setting the data phase to 16 for uplink 19
07:56:04:setup_element:INFO: Setting the data phase to 19 for uplink 20
07:56:04:setup_element:INFO: Setting the data phase to 17 for uplink 21
07:56:04:setup_element:INFO: Setting the data phase to 16 for uplink 22
07:56:04:setup_element:INFO: Setting the data phase to 14 for uplink 23
07:56:04:setup_element:INFO: Setting the data phase to 27 for uplink 24
07:56:04:setup_element:INFO: Setting the data phase to 30 for uplink 25
07:56:04:setup_element:INFO: Setting the data phase to 29 for uplink 26
07:56:04:setup_element:INFO: Setting the data phase to 32 for uplink 27
07:56:04:setup_element:INFO: Setting the data phase to 35 for uplink 28
07:56:04:setup_element:INFO: Setting the data phase to 36 for uplink 29
07:56:04:setup_element:INFO: Setting the data phase to 34 for uplink 30
07:56:04:setup_element:INFO: Setting the data phase to 33 for uplink 31
07:56:04:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 70
Eye Windows:
Uplink 16: ________________________________________________________________________XXXXXXX_
Uplink 17: ________________________________________________________________________XXXXXXX_
Uplink 18: _______________________________________________________________________XXXXXXXXX
Uplink 19: _______________________________________________________________________XXXXXXXXX
Uplink 20: ________________________________________________________________________XXXXXXXX
Uplink 21: ________________________________________________________________________XXXXXXXX
Uplink 22: _______________________________________________________________________XXXXXXXX_
Uplink 23: _______________________________________________________________________XXXXXXXX_
Uplink 24: ________________________________________________________________________________
Uplink 25: ________________________________________________________________________________
Uplink 26: _______________________________________________________________________XXXXXXXX_
Uplink 27: _______________________________________________________________________XXXXXXXX_
Uplink 28: X_______________________________________________________________________XXXXXXXX
Uplink 29: X_______________________________________________________________________XXXXXXXX
Uplink 30: _______________________________________________________________________XXXXXXXX_
Uplink 31: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 16:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 17:
Optimal Phase: 15
Window Length: 36
Eye Window: __________________________________XXXX__
Uplink 18:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 19:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 20:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 21:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 22:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 23:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 24:
Optimal Phase: 27
Window Length: 34
Eye Window: _____XXXXXX_____________________________
Uplink 25:
Optimal Phase: 30
Window Length: 35
Eye Window: ________XXXXX___________________________
Uplink 26:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 27:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 28:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 29:
Optimal Phase: 36
Window Length: 34
Eye Window: ______________XXXXXX____________________
Uplink 30:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 31:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
]
07:56:04:setup_element:INFO: Beginning SMX ASICs map scan
07:56:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:56:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:56:04:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:56:04:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:56:04:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
07:56:04:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
07:56:04:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
07:56:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
07:56:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
07:56:05:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
07:56:05:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
07:56:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
07:56:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
07:56:05:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
07:56:05:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
07:56:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
07:56:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
07:56:06:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
07:56:06:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
07:56:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
07:56:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
07:56:07:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 70
Eye Windows:
Uplink 16: ________________________________________________________________________XXXXXXX_
Uplink 17: ________________________________________________________________________XXXXXXX_
Uplink 18: _______________________________________________________________________XXXXXXXXX
Uplink 19: _______________________________________________________________________XXXXXXXXX
Uplink 20: ________________________________________________________________________XXXXXXXX
Uplink 21: ________________________________________________________________________XXXXXXXX
Uplink 22: _______________________________________________________________________XXXXXXXX_
Uplink 23: _______________________________________________________________________XXXXXXXX_
Uplink 24: ________________________________________________________________________________
Uplink 25: ________________________________________________________________________________
Uplink 26: _______________________________________________________________________XXXXXXXX_
Uplink 27: _______________________________________________________________________XXXXXXXX_
Uplink 28: X_______________________________________________________________________XXXXXXXX
Uplink 29: X_______________________________________________________________________XXXXXXXX
Uplink 30: _______________________________________________________________________XXXXXXXX_
Uplink 31: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 16:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 17:
Optimal Phase: 15
Window Length: 36
Eye Window: __________________________________XXXX__
Uplink 18:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 19:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 20:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 21:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 22:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 23:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 24:
Optimal Phase: 27
Window Length: 34
Eye Window: _____XXXXXX_____________________________
Uplink 25:
Optimal Phase: 30
Window Length: 35
Eye Window: ________XXXXX___________________________
Uplink 26:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 27:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 28:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 29:
Optimal Phase: 36
Window Length: 34
Eye Window: ______________XXXXXX____________________
Uplink 30:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 31:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
07:56:07:setup_element:INFO: Performing Elink synchronization
07:56:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:56:07:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:56:07:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:56:07:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:56:07:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
07:56:07:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
07:56:07:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 2 | 0 | [23] | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | [(0, 24), (1, 25)]
07:56:08:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
07:56:08:febtest:INFO: 23-0 | XA-000-08-002-001-008-047-04 | 12.4 | 1265.4
07:56:09:febtest:INFO: 30-1 | XA-000-08-002-000-002-124-01 | 53.6 | 1124.0
07:56:09:febtest:INFO: 21-2 | XA-000-08-002-001-008-042-04 | 28.2 | 1212.7
07:56:09:febtest:INFO: 28-3 | XA-000-08-002-001-008-060-03 | 28.2 | 1195.1
07:56:09:febtest:INFO: 19-4 | XA-000-08-002-001-008-045-04 | 37.7 | 1171.5
07:56:10:febtest:INFO: 26-5 | XA-000-08-002-001-008-059-03 | 25.1 | 1230.3
07:56:10:febtest:INFO: 17-6 | XA-000-08-002-001-008-046-04 | 31.4 | 1201.0
07:56:10:febtest:INFO: 24-7 | XA-000-08-002-001-008-061-03 | 44.1 | 1141.9
07:56:10:ST3_smx:INFO: Configuring SMX FAST
07:56:12:ST3_smx:INFO: chip: 23-0 21.902970 C 1224.468235 mV
07:56:12:ST3_smx:INFO: Electrons
07:56:12:ST3_smx:INFO: # loops 0
07:56:14:ST3_smx:INFO: # loops 1
07:56:16:ST3_smx:INFO: # loops 2
07:56:18:ST3_smx:INFO: # loops 3
07:56:19:ST3_smx:INFO: # loops 4
07:56:21:ST3_smx:INFO: Total # of broken channels: 0
07:56:21:ST3_smx:INFO: List of broken channels: []
07:56:21:ST3_smx:INFO: Total # of broken channels: 0
07:56:21:ST3_smx:INFO: List of broken channels: []
07:56:21:ST3_smx:INFO: Configuring SMX FAST
07:56:23:ST3_smx:INFO: chip: 30-1 53.612520 C 1124.048640 mV
07:56:23:ST3_smx:INFO: Electrons
07:56:23:ST3_smx:INFO: # loops 0
07:56:25:ST3_smx:INFO: # loops 1
07:56:27:ST3_smx:INFO: # loops 2
07:56:28:ST3_smx:INFO: # loops 3
07:56:30:ST3_smx:INFO: # loops 4
07:56:32:ST3_smx:INFO: Total # of broken channels: 0
07:56:32:ST3_smx:INFO: List of broken channels: []
07:56:32:ST3_smx:INFO: Total # of broken channels: 1
07:56:32:ST3_smx:INFO: List of broken channels: [33]
07:56:32:ST3_smx:INFO: Configuring SMX FAST
07:56:34:ST3_smx:INFO: chip: 21-2 44.073563 C 1165.571835 mV
07:56:34:ST3_smx:INFO: Electrons
07:56:34:ST3_smx:INFO: # loops 0
07:56:36:ST3_smx:INFO: # loops 1
07:56:37:ST3_smx:INFO: # loops 2
07:56:39:ST3_smx:INFO: # loops 3
07:56:41:ST3_smx:INFO: # loops 4
07:56:42:ST3_smx:INFO: Total # of broken channels: 0
07:56:42:ST3_smx:INFO: List of broken channels: []
07:56:42:ST3_smx:INFO: Total # of broken channels: 0
07:56:42:ST3_smx:INFO: List of broken channels: []
07:56:43:ST3_smx:INFO: Configuring SMX FAST
07:56:45:ST3_smx:INFO: chip: 28-3 37.726682 C 1183.292940 mV
07:56:45:ST3_smx:INFO: Electrons
07:56:45:ST3_smx:INFO: # loops 0
07:56:46:ST3_smx:INFO: # loops 1
07:56:48:ST3_smx:INFO: # loops 2
07:56:50:ST3_smx:INFO: # loops 3
07:56:51:ST3_smx:INFO: # loops 4
07:56:53:ST3_smx:INFO: Total # of broken channels: 0
07:56:53:ST3_smx:INFO: List of broken channels: []
07:56:53:ST3_smx:INFO: Total # of broken channels: 0
07:56:53:ST3_smx:INFO: List of broken channels: []
07:56:53:ST3_smx:INFO: Configuring SMX FAST
07:56:55:ST3_smx:INFO: chip: 19-4 40.898880 C 1171.483840 mV
07:56:55:ST3_smx:INFO: Electrons
07:56:55:ST3_smx:INFO: # loops 0
07:56:57:ST3_smx:INFO: # loops 1
07:56:59:ST3_smx:INFO: # loops 2
07:57:00:ST3_smx:INFO: # loops 3
07:57:02:ST3_smx:INFO: # loops 4
07:57:04:ST3_smx:INFO: Total # of broken channels: 0
07:57:04:ST3_smx:INFO: List of broken channels: []
07:57:04:ST3_smx:INFO: Total # of broken channels: 0
07:57:04:ST3_smx:INFO: List of broken channels: []
07:57:04:ST3_smx:INFO: Configuring SMX FAST
07:57:06:ST3_smx:INFO: chip: 26-5 34.556970 C 1218.600960 mV
07:57:06:ST3_smx:INFO: Electrons
07:57:06:ST3_smx:INFO: # loops 0
07:57:07:ST3_smx:INFO: # loops 1
07:57:09:ST3_smx:INFO: # loops 2
07:57:11:ST3_smx:INFO: # loops 3
07:57:13:ST3_smx:INFO: # loops 4
07:57:14:ST3_smx:INFO: Total # of broken channels: 1
07:57:14:ST3_smx:INFO: List of broken channels: [61]
07:57:14:ST3_smx:INFO: Total # of broken channels: 4
07:57:14:ST3_smx:INFO: List of broken channels: [11, 13, 25, 61]
07:57:14:ST3_smx:INFO: Configuring SMX FAST
07:57:16:ST3_smx:INFO: chip: 17-6 40.898880 C 1177.390875 mV
07:57:16:ST3_smx:INFO: Electrons
07:57:16:ST3_smx:INFO: # loops 0
07:57:18:ST3_smx:INFO: # loops 1
07:57:20:ST3_smx:INFO: # loops 2
07:57:21:ST3_smx:INFO: # loops 3
07:57:23:ST3_smx:INFO: # loops 4
07:57:25:ST3_smx:INFO: Total # of broken channels: 0
07:57:25:ST3_smx:INFO: List of broken channels: []
07:57:25:ST3_smx:INFO: Total # of broken channels: 0
07:57:25:ST3_smx:INFO: List of broken channels: []
07:57:25:ST3_smx:INFO: Configuring SMX FAST
07:57:27:ST3_smx:INFO: chip: 24-7 40.898880 C 1165.571835 mV
07:57:27:ST3_smx:INFO: Electrons
07:57:27:ST3_smx:INFO: # loops 0
07:57:29:ST3_smx:INFO: # loops 1
07:57:31:ST3_smx:INFO: # loops 2
07:57:32:ST3_smx:INFO: # loops 3
07:57:34:ST3_smx:INFO: # loops 4
07:57:35:ST3_smx:INFO: Total # of broken channels: 0
07:57:35:ST3_smx:INFO: List of broken channels: []
07:57:35:ST3_smx:INFO: Total # of broken channels: 6
07:57:35:ST3_smx:INFO: List of broken channels: [11, 13, 15, 17, 113, 117]
07:57:36:febtest:INFO: Add. | ASIC-ID | T [C] | Vddm [mV]
07:57:36:febtest:INFO: 23-0 | XA-000-08-002-001-008-047-04 | 28.2 | 1230.3
07:57:36:febtest:INFO: 30-1 | XA-000-08-002-000-002-124-01 | 56.8 | 1124.0
07:57:37:febtest:INFO: 21-2 | XA-000-08-002-001-008-042-04 | 44.1 | 1165.6
07:57:37:febtest:INFO: 28-3 | XA-000-08-002-001-008-060-03 | 40.9 | 1183.3
07:57:37:febtest:INFO: 19-4 | XA-000-08-002-001-008-045-04 | 40.9 | 1177.4
07:57:37:febtest:INFO: 26-5 | XA-000-08-002-001-008-059-03 | 34.6 | 1218.6
07:57:38:febtest:INFO: 17-6 | XA-000-08-002-001-008-046-04 | 40.9 | 1171.5
07:57:38:febtest:INFO: 24-7 | XA-000-08-002-001-008-061-03 | 40.9 | 1165.6
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 2023_12_08-07_55_22
OPERATOR : Olga B.;
SITE : GSI
SETUP : GSI_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L4UL001055 M4UL0T0010550B2 42 A
FEB_SN : 2083
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
SENSOR_ID:
MODULE_NAME: L4UL001055 M4UL0T0010550B2 42 A
MODULE_TYPE:
MODULE_LADDER: L4UL001055
MODULE_MODULE: M4UL0T0010550B2
MODULE_SIZE: 42
MODULE_GRADE: A
---------------------------------------
VI_before_Init : ['2.450', '1.7910', '1.851', '0.5834', '7.000', '1.5470', '7.000', '1.5470']
VI_after__Init : ['2.450', '1.9950', '1.850', '0.6100', '7.000', '1.5480', '7.000', '1.5480']
VI_at__the_End : ['0', '0', '0', '0', '0', '0']
07:57:55:ST3_Shared:INFO: /home/cbm/public_html/Production_LogDir//FEB/FEB_2083/TestDate_2023_12_08-07_55_22/