
FEB_2165 16.05.24 11:06:00
TextEdit.txt
11:06:00:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo 11:06:00:ST3_Shared:INFO: FEB-Microcable 11:06:00:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo 11:06:01:febtest:INFO: Testing FEB with SN 2165 11:06:03:smx_tester:INFO: Scanning setup 11:06:03:elinks:INFO: Disabling clock on downlink 0 11:06:03:elinks:INFO: Disabling clock on downlink 1 11:06:03:elinks:INFO: Disabling clock on downlink 2 11:06:03:elinks:INFO: Disabling clock on downlink 3 11:06:03:elinks:INFO: Disabling clock on downlink 4 11:06:03:setup_element:INFO: Checking SOS, encoding_mode: SOS 11:06:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0] 11:06:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection 11:06:04:elinks:INFO: Disabling clock on downlink 0 11:06:04:elinks:INFO: Disabling clock on downlink 1 11:06:04:elinks:INFO: Disabling clock on downlink 2 11:06:04:elinks:INFO: Disabling clock on downlink 3 11:06:04:elinks:INFO: Disabling clock on downlink 4 11:06:04:setup_element:INFO: Checking SOS, encoding_mode: SOS 11:06:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1] 11:06:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection 11:06:04:elinks:INFO: Disabling clock on downlink 0 11:06:04:elinks:INFO: Disabling clock on downlink 1 11:06:04:elinks:INFO: Disabling clock on downlink 2 11:06:04:elinks:INFO: Disabling clock on downlink 3 11:06:04:elinks:INFO: Disabling clock on downlink 4 11:06:04:setup_element:INFO: Checking SOS, encoding_mode: SOS 11:06:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2] 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30 11:06:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31 11:06:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection 11:06:04:elinks:INFO: Disabling clock on downlink 0 11:06:04:elinks:INFO: Disabling clock on downlink 1 11:06:04:elinks:INFO: Disabling clock on downlink 2 11:06:04:elinks:INFO: Disabling clock on downlink 3 11:06:04:elinks:INFO: Disabling clock on downlink 4 11:06:04:setup_element:INFO: Checking SOS, encoding_mode: SOS 11:06:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3] 11:06:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection 11:06:04:elinks:INFO: Disabling clock on downlink 0 11:06:04:elinks:INFO: Disabling clock on downlink 1 11:06:04:elinks:INFO: Disabling clock on downlink 2 11:06:04:elinks:INFO: Disabling clock on downlink 3 11:06:04:elinks:INFO: Disabling clock on downlink 4 11:06:04:setup_element:INFO: Checking SOS, encoding_mode: SOS 11:06:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4] 11:06:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection 11:06:04:setup_element:INFO: Scanning clock phase 11:06:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2] 11:06:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2] 11:06:05:setup_element:INFO: Clock phase scan results for group 0, downlink 2 11:06:05:setup_element:INFO: Eye window for uplink 18: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 19: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 20: ________________________________________________________________________________ Clock Delay: 40 11:06:05:setup_element:INFO: Eye window for uplink 21: ________________________________________________________________________________ Clock Delay: 40 11:06:05:setup_element:INFO: Eye window for uplink 22: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 23: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 24: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 25: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 26: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 27: ___________________________________________________________________XXXXXXXX_____ Clock Delay: 30 11:06:05:setup_element:INFO: Eye window for uplink 28: ________________________________________________________________________________ Clock Delay: 40 11:06:05:setup_element:INFO: Eye window for uplink 29: ________________________________________________________________________________ Clock Delay: 40 11:06:05:setup_element:INFO: Eye window for uplink 30: ____________________________________________________________________XXXXXXX_____ Clock Delay: 31 11:06:05:setup_element:INFO: Eye window for uplink 31: ____________________________________________________________________XXXXXXX_____ Clock Delay: 31 11:06:05:setup_element:INFO: Setting the clock phase to 30 for group 0, downlink 2 11:06:05:setup_element:INFO: Scanning data phases 11:06:05:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2] 11:06:05:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2] 11:06:10:setup_element:INFO: Data phase scan results for group 0, downlink 2 11:06:10:setup_element:INFO: Eye window for uplink 18: X__________________________________XXXX_ Data delay found: 17 11:06:10:setup_element:INFO: Eye window for uplink 19: _________________________________XXXX___ Data delay found: 14 11:06:10:setup_element:INFO: Eye window for uplink 20: ____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Data delay found: 1 11:06:10:setup_element:INFO: Eye window for uplink 21: ____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Data delay found: 1 11:06:10:setup_element:INFO: Eye window for uplink 22: _________________________________XXXXX__ Data delay found: 15 11:06:10:setup_element:INFO: Eye window for uplink 23: XXX____________________________XXXXXXXXX Data delay found: 16 11:06:10:setup_element:INFO: Eye window for uplink 24: ______XXXXXX____________________________ Data delay found: 28 11:06:10:setup_element:INFO: Eye window for uplink 25: _________XXXXX__________________________ Data delay found: 31 11:06:10:setup_element:INFO: Eye window for uplink 26: ________XXXX____________________________ Data delay found: 29 11:06:10:setup_element:INFO: Eye window for uplink 27: ___________XXXXX________________________ Data delay found: 33 11:06:10:setup_element:INFO: Eye window for uplink 28: ____________XXXXXX______________________ Data delay found: 34 11:06:10:setup_element:INFO: Eye window for uplink 29: ______________XXXXXX____________________ Data delay found: 36 11:06:10:setup_element:INFO: Eye window for uplink 30: ____________XXXXXX______________________ Data delay found: 34 11:06:10:setup_element:INFO: Eye window for uplink 31: ____________XXXXXX______________________ Data delay found: 34 11:06:10:setup_element:INFO: Setting the data phase to 17 for uplink 18 11:06:10:setup_element:INFO: Setting the data phase to 14 for uplink 19 11:06:10:setup_element:INFO: Setting the data phase to 1 for uplink 20 11:06:10:setup_element:INFO: Setting the data phase to 1 for uplink 21 11:06:10:setup_element:INFO: Setting the data phase to 15 for uplink 22 11:06:10:setup_element:INFO: Setting the data phase to 16 for uplink 23 11:06:10:setup_element:INFO: Setting the data phase to 28 for uplink 24 11:06:10:setup_element:INFO: Setting the data phase to 31 for uplink 25 11:06:10:setup_element:INFO: Setting the data phase to 29 for uplink 26 11:06:10:setup_element:INFO: Setting the data phase to 33 for uplink 27 11:06:10:setup_element:INFO: Setting the data phase to 34 for uplink 28 11:06:10:setup_element:INFO: Setting the data phase to 36 for uplink 29 11:06:10:setup_element:INFO: Setting the data phase to 34 for uplink 30 11:06:10:setup_element:INFO: Setting the data phase to 34 for uplink 31 11:06:10:ST3_emu:ERROR: [ Setup Element: Group: 0 Downlink: 2 Uplinks: [18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] ASICs Map: None Clock Phase Characteristic: Optimal Phase: 30 Window Length: 72 Eye Windows: Uplink 18: ___________________________________________________________________XXXXXXXX_____ Uplink 19: ___________________________________________________________________XXXXXXXX_____ Uplink 20: ________________________________________________________________________________ Uplink 21: ________________________________________________________________________________ Uplink 22: ___________________________________________________________________XXXXXXXX_____ Uplink 23: ___________________________________________________________________XXXXXXXX_____ Uplink 24: ___________________________________________________________________XXXXXXXX_____ Uplink 25: ___________________________________________________________________XXXXXXXX_____ Uplink 26: ___________________________________________________________________XXXXXXXX_____ Uplink 27: ___________________________________________________________________XXXXXXXX_____ Uplink 28: ________________________________________________________________________________ Uplink 29: ________________________________________________________________________________ Uplink 30: ____________________________________________________________________XXXXXXX_____ Uplink 31: ____________________________________________________________________XXXXXXX_____ Data phase characteristics: Uplink 18: Optimal Phase: 17 Window Length: 34 Eye Window: X__________________________________XXXX_ Uplink 19: Optimal Phase: 14 Window Length: 36 Eye Window: _________________________________XXXX___ Uplink 20: Optimal Phase: 1 Window Length: 4 Eye Window: ____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Uplink 21: Optimal Phase: 1 Window Length: 4 Eye Window: ____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Uplink 22: Optimal Phase: 15 Window Length: 35 Eye Window: _________________________________XXXXX__ Uplink 23: Optimal Phase: 16 Window Length: 28 Eye Window: XXX____________________________XXXXXXXXX Uplink 24: Optimal Phase: 28 Window Length: 34 Eye Window: ______XXXXXX____________________________ Uplink 25: Optimal Phase: 31 Window Length: 35 Eye Window: _________XXXXX__________________________ Uplink 26: Optimal Phase: 29 Window Length: 36 Eye Window: ________XXXX____________________________ Uplink 27: Optimal Phase: 33 Window Length: 35 Eye Window: ___________XXXXX________________________ Uplink 28: Optimal Phase: 34 Window Length: 34 Eye Window: ____________XXXXXX______________________ Uplink 29: Optimal Phase: 36 Window Length: 34 Eye Window: ______________XXXXXX____________________ Uplink 30: Optimal Phase: 34 Window Length: 34 Eye Window: ____________XXXXXX______________________ Uplink 31: Optimal Phase: 34 Window Length: 34 Eye Window: ____________XXXXXX______________________ ] 11:06:10:setup_element:INFO: Beginning SMX ASICs map scan 11:06:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2] 11:06:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2] 11:06:10:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2] 11:06:10:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2] 11:06:10:uplink:INFO: Setting uplinks mask [18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] 11:06:10:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23 11:06:10:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22 11:06:11:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30 11:06:11:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31 11:06:11:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21 11:06:11:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20 11:06:11:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28 11:06:11:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29 11:06:11:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19 11:06:11:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18 11:06:11:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26 11:06:11:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27 11:06:12:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24 11:06:12:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25 11:06:13:ST3_emu:ERROR: Setup Element: Group: 0 Downlink: 2 Uplinks: [18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] ASICs Map: ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22) ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31) ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20) ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29) ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18) ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27) ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25) Clock Phase Characteristic: Optimal Phase: 30 Window Length: 72 Eye Windows: Uplink 18: ___________________________________________________________________XXXXXXXX_____ Uplink 19: ___________________________________________________________________XXXXXXXX_____ Uplink 20: ________________________________________________________________________________ Uplink 21: ________________________________________________________________________________ Uplink 22: ___________________________________________________________________XXXXXXXX_____ Uplink 23: ___________________________________________________________________XXXXXXXX_____ Uplink 24: ___________________________________________________________________XXXXXXXX_____ Uplink 25: ___________________________________________________________________XXXXXXXX_____ Uplink 26: ___________________________________________________________________XXXXXXXX_____ Uplink 27: ___________________________________________________________________XXXXXXXX_____ Uplink 28: ________________________________________________________________________________ Uplink 29: ________________________________________________________________________________ Uplink 30: ____________________________________________________________________XXXXXXX_____ Uplink 31: ____________________________________________________________________XXXXXXX_____ Data phase characteristics: Uplink 18: Optimal Phase: 17 Window Length: 34 Eye Window: X__________________________________XXXX_ Uplink 19: Optimal Phase: 14 Window Length: 36 Eye Window: _________________________________XXXX___ Uplink 20: Optimal Phase: 1 Window Length: 4 Eye Window: ____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Uplink 21: Optimal Phase: 1 Window Length: 4 Eye Window: ____XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Uplink 22: Optimal Phase: 15 Window Length: 35 Eye Window: _________________________________XXXXX__ Uplink 23: Optimal Phase: 16 Window Length: 28 Eye Window: XXX____________________________XXXXXXXXX Uplink 24: Optimal Phase: 28 Window Length: 34 Eye Window: ______XXXXXX____________________________ Uplink 25: Optimal Phase: 31 Window Length: 35 Eye Window: _________XXXXX__________________________ Uplink 26: Optimal Phase: 29 Window Length: 36 Eye Window: ________XXXX____________________________ Uplink 27: Optimal Phase: 33 Window Length: 35 Eye Window: ___________XXXXX________________________ Uplink 28: Optimal Phase: 34 Window Length: 34 Eye Window: ____________XXXXXX______________________ Uplink 29: Optimal Phase: 36 Window Length: 34 Eye Window: ______________XXXXXX____________________ Uplink 30: Optimal Phase: 34 Window Length: 34 Eye Window: ____________XXXXXX______________________ Uplink 31: Optimal Phase: 34 Window Length: 34 Eye Window: ____________XXXXXX______________________ 11:06:13:setup_element:INFO: Performing Elink synchronization 11:06:13:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2] 11:06:13:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2] 11:06:13:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2] 11:06:13:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2] 11:06:13:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2 11:06:13:uplink:INFO: Enabling uplinks [18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] 11:06:13:ST3_emu:INFO: Number of chips: 7 addr | upli | dwnli | grp | uplinks | uplinks_map 0 | [0] | 2 | 0 | [23] | [(0, 23), (1, 22)] 1 | [0] | 2 | 0 | [30] | [(0, 30), (1, 31)] 2 | [0] | 2 | 0 | [21] | [(0, 21), (1, 20)] 3 | [0] | 2 | 0 | [28] | [(0, 28), (1, 29)] 4 | [0] | 2 | 0 | [19] | [(0, 19), (1, 18)] 5 | [0] | 2 | 0 | [26] | [(0, 26), (1, 27)] 7 | [0] | 2 | 0 | [24] | [(0, 24), (1, 25)] TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_7_24 (Potential memory leak). TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_7_24 (Potential memory leak). TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_7__upli_24 FEB type: B FEB_A: 0 FEB_B: 1 11:06:14:febtest:ERROR: HW addres 7 != 6 11:06:20:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_ 11:06:21:febtest:INFO: 23-00 | XA-000-08-002-000-002-073-08 | 47.3 | 1159.7 11:06:21:febtest:INFO: 30-01 | XA-000-08-002-000-002-080-15 | 47.3 | 1159.7 11:06:21:febtest:INFO: 21-02 | XA-000-08-002-000-002-077-08 | 50.4 | 1153.7 11:06:21:febtest:INFO: 28-03 | XA-000-08-002-000-002-074-08 | 40.9 | 1177.4 11:06:22:febtest:INFO: 19-04 | XA-000-08-002-000-002-078-08 | 53.6 | 1147.8 11:06:22:febtest:INFO: 26-05 | XA-000-08-002-000-002-076-08 | 53.6 | 1135.9 11:06:22:febtest:INFO: 24-07 | XA-000-08-002-000-002-071-08 | 47.3 | 1165.6 11:06:22:febtest:INFO: Init all SMX (CSA): 30 11:06:35:febtest:INFO: Set all CSA to ZERO 11:06:35:febtest:INFO: ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9180', '1.851', '0.4928'] 11:06:36:ST3_smx:INFO: chip: 23-0 50.430383 C 1129.995435 mV 11:06:36:ST3_smx:INFO: Electrons 11:06:36:ST3_smx:INFO: # loops 0 11:06:38:ST3_smx:INFO: # loops 1 11:06:40:ST3_smx:INFO: # loops 2 11:06:41:ST3_smx:INFO: Total # of broken channels: 0 11:06:41:ST3_smx:INFO: List of broken channels: [] 11:06:41:ST3_smx:INFO: Total # of broken channels: 0 11:06:41:ST3_smx:INFO: List of broken channels: [] 11:06:43:ST3_smx:INFO: chip: 30-1 44.073563 C 1141.874115 mV 11:06:43:ST3_smx:INFO: Electrons 11:06:43:ST3_smx:INFO: # loops 0 11:06:45:ST3_smx:INFO: # loops 1 11:06:46:ST3_smx:INFO: # loops 2 11:06:48:ST3_smx:INFO: Total # of broken channels: 0 11:06:48:ST3_smx:INFO: List of broken channels: [] 11:06:48:ST3_smx:INFO: Total # of broken channels: 0 11:06:48:ST3_smx:INFO: List of broken channels: [] 11:06:50:ST3_smx:INFO: chip: 21-2 63.173842 C 1088.263500 mV 11:06:50:ST3_smx:INFO: Electrons 11:06:50:ST3_smx:INFO: # loops 0 11:06:51:ST3_smx:INFO: # loops 1 11:06:53:ST3_smx:INFO: # loops 2 11:06:55:ST3_smx:INFO: Total # of broken channels: 0 11:06:55:ST3_smx:INFO: List of broken channels: [] 11:06:55:ST3_smx:INFO: Total # of broken channels: 0 11:06:55:ST3_smx:INFO: List of broken channels: [] 11:06:57:ST3_smx:INFO: chip: 28-3 44.073563 C 1147.806000 mV 11:06:57:ST3_smx:INFO: Electrons 11:06:57:ST3_smx:INFO: # loops 0 11:06:58:ST3_smx:INFO: # loops 1 11:07:00:ST3_smx:INFO: # loops 2 11:07:01:ST3_smx:INFO: Total # of broken channels: 0 11:07:01:ST3_smx:INFO: List of broken channels: [] 11:07:01:ST3_smx:INFO: Total # of broken channels: 0 11:07:01:ST3_smx:INFO: List of broken channels: [] 11:07:03:ST3_smx:INFO: chip: 19-4 59.984250 C 1106.178435 mV 11:07:03:ST3_smx:INFO: Electrons 11:07:03:ST3_smx:INFO: # loops 0 11:07:05:ST3_smx:INFO: # loops 1 11:07:07:ST3_smx:INFO: # loops 2 11:07:08:ST3_smx:INFO: Total # of broken channels: 0 11:07:08:ST3_smx:INFO: List of broken channels: [] 11:07:08:ST3_smx:INFO: Total # of broken channels: 0 11:07:08:ST3_smx:INFO: List of broken channels: [] 11:07:10:ST3_smx:INFO: chip: 26-5 63.173842 C 1076.295360 mV 11:07:10:ST3_smx:INFO: Electrons 11:07:10:ST3_smx:INFO: # loops 0 11:07:12:ST3_smx:INFO: # loops 1 11:07:13:ST3_smx:INFO: # loops 2 11:07:15:ST3_smx:INFO: Total # of broken channels: 0 11:07:15:ST3_smx:INFO: List of broken channels: [] 11:07:15:ST3_smx:INFO: Total # of broken channels: 0 11:07:15:ST3_smx:INFO: List of broken channels: [] 11:07:17:ST3_smx:INFO: chip: 24-7 47.250730 C 1141.874115 mV 11:07:17:ST3_smx:INFO: Electrons 11:07:17:ST3_smx:INFO: # loops 0 11:07:19:ST3_smx:INFO: # loops 1 11:07:20:ST3_smx:INFO: # loops 2 11:07:22:ST3_smx:INFO: Total # of broken channels: 0 11:07:22:ST3_smx:INFO: List of broken channels: [] 11:07:22:ST3_smx:INFO: Total # of broken channels: 0 11:07:22:ST3_smx:INFO: List of broken channels: [] 11:07:23:febtest:INFO: SetCSA :30 11:07:23:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_ 11:07:23:febtest:INFO: 23-00 | XA-000-08-002-000-002-073-08 | 47.3 | 1124.0 11:07:23:febtest:INFO: 30-01 | XA-000-08-002-000-002-080-15 | 44.1 | 1130.0 11:07:23:febtest:INFO: 21-02 | XA-000-08-002-000-002-077-08 | 63.2 | 1076.3 11:07:24:febtest:INFO: 28-03 | XA-000-08-002-000-002-074-08 | 44.1 | 1135.9 11:07:24:febtest:INFO: 19-04 | XA-000-08-002-000-002-078-08 | 60.0 | 1094.2 11:07:24:febtest:INFO: 26-05 | XA-000-08-002-000-002-076-08 | 63.2 | 1064.3 11:07:24:febtest:INFO: 24-07 | XA-000-08-002-000-002-071-08 | 50.4 | 1130.0 ############################################################ # S U M M A R Y # ############################################################ TEST_NAME : FEB-Microcable TEST_DATE : 24_05_16-11_06_00 OPERATOR : Oleksandr S.; SITE : GSI | SETUP : GSI_TEST_SETUP_1 ------------------------------------------------------------ | FEB_SN : 2165| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B ------------------------------------------------------------ ------------------------------------------------------------ VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.8250', '1.852', '2.5190'] VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9640', '1.850', '2.5680'] VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9650', '1.850', '2.5690']