Go Back
FEB_2168 16.05.24 08:20:20
Info
08:20:20:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:20:20:ST3_Shared:INFO: FEB-Microcable
08:20:20:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:20:21:febtest:INFO: Testing FEB with SN 2168
08:20:24:smx_tester:INFO: Scanning setup
08:20:24:elinks:INFO: Disabling clock on downlink 0
08:20:24:elinks:INFO: Disabling clock on downlink 1
08:20:24:elinks:INFO: Disabling clock on downlink 2
08:20:24:elinks:INFO: Disabling clock on downlink 3
08:20:24:elinks:INFO: Disabling clock on downlink 4
08:20:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:20:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:20:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:20:24:elinks:INFO: Disabling clock on downlink 0
08:20:24:elinks:INFO: Disabling clock on downlink 1
08:20:24:elinks:INFO: Disabling clock on downlink 2
08:20:24:elinks:INFO: Disabling clock on downlink 3
08:20:24:elinks:INFO: Disabling clock on downlink 4
08:20:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:20:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:20:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:20:24:elinks:INFO: Disabling clock on downlink 0
08:20:24:elinks:INFO: Disabling clock on downlink 1
08:20:24:elinks:INFO: Disabling clock on downlink 2
08:20:24:elinks:INFO: Disabling clock on downlink 3
08:20:24:elinks:INFO: Disabling clock on downlink 4
08:20:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:20:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
08:20:24:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
08:20:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:20:24:elinks:INFO: Disabling clock on downlink 0
08:20:24:elinks:INFO: Disabling clock on downlink 1
08:20:24:elinks:INFO: Disabling clock on downlink 2
08:20:24:elinks:INFO: Disabling clock on downlink 3
08:20:24:elinks:INFO: Disabling clock on downlink 4
08:20:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:20:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:20:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:20:24:elinks:INFO: Disabling clock on downlink 0
08:20:24:elinks:INFO: Disabling clock on downlink 1
08:20:24:elinks:INFO: Disabling clock on downlink 2
08:20:24:elinks:INFO: Disabling clock on downlink 3
08:20:24:elinks:INFO: Disabling clock on downlink 4
08:20:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:20:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:20:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:20:24:setup_element:INFO: Scanning clock phase
08:20:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:20:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:20:25:setup_element:INFO: Clock phase scan results for group 0, downlink 2
08:20:25:setup_element:INFO: Eye window for uplink 24: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
08:20:25:setup_element:INFO: Eye window for uplink 25: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
08:20:25:setup_element:INFO: Eye window for uplink 26: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
08:20:25:setup_element:INFO: Eye window for uplink 27: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
08:20:25:setup_element:INFO: Eye window for uplink 28: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:20:25:setup_element:INFO: Eye window for uplink 29: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:20:25:setup_element:INFO: Eye window for uplink 30: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
08:20:25:setup_element:INFO: Eye window for uplink 31: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
08:20:25:setup_element:INFO: Setting the clock phase to 31 for group 0, downlink 2
08:20:25:setup_element:INFO: Scanning data phases
08:20:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:20:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:20:30:setup_element:INFO: Data phase scan results for group 0, downlink 2
08:20:30:setup_element:INFO: Eye window for uplink 24: _________XXXXX__________________________
Data delay found: 31
08:20:30:setup_element:INFO: Eye window for uplink 25: ___________XXXXX________________________
Data delay found: 33
08:20:30:setup_element:INFO: Eye window for uplink 26: _________XXXXX__________________________
Data delay found: 31
08:20:30:setup_element:INFO: Eye window for uplink 27: _____________XXXXX______________________
Data delay found: 35
08:20:30:setup_element:INFO: Eye window for uplink 28: ______________XXXXX_____________________
Data delay found: 36
08:20:30:setup_element:INFO: Eye window for uplink 29: ________________XXXXXX__________________
Data delay found: 38
08:20:30:setup_element:INFO: Eye window for uplink 30: ______________XXXXXXX___________________
Data delay found: 37
08:20:30:setup_element:INFO: Eye window for uplink 31: _______________XXXXXXX__________________
Data delay found: 38
08:20:30:setup_element:INFO: Setting the data phase to 31 for uplink 24
08:20:30:setup_element:INFO: Setting the data phase to 33 for uplink 25
08:20:30:setup_element:INFO: Setting the data phase to 31 for uplink 26
08:20:30:setup_element:INFO: Setting the data phase to 35 for uplink 27
08:20:30:setup_element:INFO: Setting the data phase to 36 for uplink 28
08:20:30:setup_element:INFO: Setting the data phase to 38 for uplink 29
08:20:30:setup_element:INFO: Setting the data phase to 37 for uplink 30
08:20:30:setup_element:INFO: Setting the data phase to 38 for uplink 31
08:20:30:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 31
Window Length: 71
Eye Windows:
Uplink 24: ___________________________________________________________________XXXXXXXXX____
Uplink 25: ___________________________________________________________________XXXXXXXXX____
Uplink 26: ___________________________________________________________________XXXXXXXXX____
Uplink 27: ___________________________________________________________________XXXXXXXXX____
Uplink 28: ____________________________________________________________________XXXXXXXX____
Uplink 29: ____________________________________________________________________XXXXXXXX____
Uplink 30: ____________________________________________________________________XXXXXXX_____
Uplink 31: ____________________________________________________________________XXXXXXX_____
Data phase characteristics:
Uplink 24:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 25:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 26:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 27:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 28:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 29:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 30:
Optimal Phase: 37
Window Length: 33
Eye Window: ______________XXXXXXX___________________
Uplink 31:
Optimal Phase: 38
Window Length: 33
Eye Window: _______________XXXXXXX__________________
]
08:20:30:setup_element:INFO: Beginning SMX ASICs map scan
08:20:30:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:20:30:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:20:30:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:20:30:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:20:30:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
08:20:30:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
08:20:30:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
08:20:31:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
08:20:31:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
08:20:31:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
08:20:31:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
08:20:31:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
08:20:31:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
08:20:33:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 31
Window Length: 71
Eye Windows:
Uplink 24: ___________________________________________________________________XXXXXXXXX____
Uplink 25: ___________________________________________________________________XXXXXXXXX____
Uplink 26: ___________________________________________________________________XXXXXXXXX____
Uplink 27: ___________________________________________________________________XXXXXXXXX____
Uplink 28: ____________________________________________________________________XXXXXXXX____
Uplink 29: ____________________________________________________________________XXXXXXXX____
Uplink 30: ____________________________________________________________________XXXXXXX_____
Uplink 31: ____________________________________________________________________XXXXXXX_____
Data phase characteristics:
Uplink 24:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 25:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 26:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 27:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 28:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 29:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 30:
Optimal Phase: 37
Window Length: 33
Eye Window: ______________XXXXXXX___________________
Uplink 31:
Optimal Phase: 38
Window Length: 33
Eye Window: _______________XXXXXXX__________________
08:20:33:setup_element:INFO: Performing Elink synchronization
08:20:33:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:20:33:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:20:33:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:20:33:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:20:33:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
08:20:33:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
08:20:33:ST3_emu:INFO: Number of chips: 4
addr | upli | dwnli | grp | uplinks | uplinks_map
1 | [0] | 2 | 0 | [30] | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | [(0, 24), (1, 25)]
FEB type: B FEB_A: 0 FEB_B: 1
08:20:33:febtest:WARNING: Chip address is 0!!!
08:20:33:febtest:ERROR: addres 0
08:20:48:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:20:48:febtest:INFO: 30-01 | -000-00-000-000-000-000-00 | 34.6 | 1165.6
08:20:48:febtest:INFO: 28-03 | XA-000-08-002-000-007-078-03 | 21.9 | 1201.0
08:20:48:febtest:INFO: 26-05 | XA-000-08-002-000-007-079-03 | 28.2 | 1183.3
08:20:48:febtest:INFO: 24-07 | XA-000-08-002-000-007-082-04 | 28.2 | 1183.3
08:20:48:febtest:INFO: Init all SMX (CSA): 30
08:20:56:febtest:INFO: Set all CSA to ZERO
08:20:57:febtest:INFO: ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0060', '1.850', '0.1180']
08:20:58:ST3_smx:INFO: chip: 30-1 25.062742 C 1177.390875 mV
08:20:58:ST3_smx:INFO: Electrons
08:20:58:ST3_smx:INFO: # loops 0
08:20:59:ST3_smx:INFO: # loops 1
08:21:01:ST3_smx:INFO: # loops 2
08:21:03:ST3_smx:INFO: Total # of broken channels: 10
08:21:03:ST3_smx:INFO: List of broken channels: [3, 5, 7, 9, 11, 13, 15, 17, 21, 27]
08:21:03:ST3_smx:INFO: Total # of broken channels: 53
08:21:03:ST3_smx:INFO: List of broken channels: [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 85, 87, 89, 91, 93, 95, 97, 99, 101, 103, 105]
08:21:04:ST3_smx:INFO: chip: 28-3 25.062742 C 1165.571835 mV
08:21:04:ST3_smx:INFO: Electrons
08:21:04:ST3_smx:INFO: # loops 0
08:21:06:ST3_smx:INFO: # loops 1
08:21:08:ST3_smx:INFO: # loops 2
08:21:09:ST3_smx:INFO: Total # of broken channels: 7
08:21:09:ST3_smx:INFO: List of broken channels: [9, 11, 13, 15, 23, 25, 27]
08:21:09:ST3_smx:INFO: Total # of broken channels: 59
08:21:09:ST3_smx:INFO: List of broken channels: [7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 85, 87, 89, 91, 93, 95, 97, 99, 101, 103, 105, 107, 109, 111, 113, 115, 117, 119, 121, 123]
08:21:11:ST3_smx:INFO: chip: 26-5 31.389742 C 1159.654860 mV
08:21:11:ST3_smx:INFO: Electrons
08:21:11:ST3_smx:INFO: # loops 0
08:21:13:ST3_smx:INFO: # loops 1
08:21:14:ST3_smx:INFO: # loops 2
08:21:16:ST3_smx:INFO: Total # of broken channels: 0
08:21:16:ST3_smx:INFO: List of broken channels: []
08:21:16:ST3_smx:INFO: Total # of broken channels: 25
08:21:16:ST3_smx:INFO: List of broken channels: [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49]
08:21:18:ST3_smx:INFO: chip: 24-7 25.062742 C 1183.292940 mV
08:21:18:ST3_smx:INFO: Electrons
08:21:18:ST3_smx:INFO: # loops 0
08:21:20:ST3_smx:INFO: # loops 1
08:21:21:ST3_smx:INFO: # loops 2
08:21:23:ST3_smx:INFO: Total # of broken channels: 0
08:21:23:ST3_smx:INFO: List of broken channels: []
08:21:23:ST3_smx:INFO: Total # of broken channels: 53
08:21:23:ST3_smx:INFO: List of broken channels: [19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 85, 87, 89, 91, 93, 95, 97, 99, 101, 103, 105, 107, 109, 111, 113, 115, 117, 119, 121, 123]
08:21:24:febtest:INFO: SetCSA :30
08:21:24:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:21:24:febtest:INFO: 30-01 | -000-00-000-000-000-000-00 | 21.9 | 1165.6
08:21:24:febtest:INFO: 28-03 | XA-000-08-002-000-007-078-03 | 25.1 | 1153.7
08:21:25:febtest:INFO: 26-05 | XA-000-08-002-000-007-079-03 | 28.2 | 1153.7
08:21:25:febtest:INFO: 24-07 | XA-000-08-002-000-007-082-04 | 25.1 | 1171.5
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_05_16-08_20_20
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2168| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0460', '1.852', '1.3500']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0170', '1.850', '1.2560']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0180', '1.850', '1.2960']