Go Back
FEB_2219 27.08.24 08:54:36
TextEdit.txt
08:54:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:54:36:ST3_Shared:INFO: FEB-Sensor
08:54:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:55:06:ST3_ModuleSelector:INFO: M8UL2B3010223A2
08:55:06:ST3_ModuleSelector:INFO: 30254
08:55:06:febtest:INFO: Testing FEB with SN 2219
08:55:08:smx_tester:INFO: Scanning setup
08:55:08:elinks:INFO: Disabling clock on downlink 0
08:55:08:elinks:INFO: Disabling clock on downlink 1
08:55:08:elinks:INFO: Disabling clock on downlink 2
08:55:08:elinks:INFO: Disabling clock on downlink 3
08:55:08:elinks:INFO: Disabling clock on downlink 4
08:55:08:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:55:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:55:08:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:55:08:elinks:INFO: Disabling clock on downlink 0
08:55:08:elinks:INFO: Disabling clock on downlink 1
08:55:08:elinks:INFO: Disabling clock on downlink 2
08:55:08:elinks:INFO: Disabling clock on downlink 3
08:55:08:elinks:INFO: Disabling clock on downlink 4
08:55:08:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:55:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:55:08:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:55:08:elinks:INFO: Disabling clock on downlink 0
08:55:08:elinks:INFO: Disabling clock on downlink 1
08:55:08:elinks:INFO: Disabling clock on downlink 2
08:55:08:elinks:INFO: Disabling clock on downlink 3
08:55:08:elinks:INFO: Disabling clock on downlink 4
08:55:08:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:55:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
08:55:08:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
08:55:08:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:55:08:elinks:INFO: Disabling clock on downlink 0
08:55:08:elinks:INFO: Disabling clock on downlink 1
08:55:08:elinks:INFO: Disabling clock on downlink 2
08:55:08:elinks:INFO: Disabling clock on downlink 3
08:55:08:elinks:INFO: Disabling clock on downlink 4
08:55:08:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:55:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:55:08:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:55:08:elinks:INFO: Disabling clock on downlink 0
08:55:08:elinks:INFO: Disabling clock on downlink 1
08:55:08:elinks:INFO: Disabling clock on downlink 2
08:55:08:elinks:INFO: Disabling clock on downlink 3
08:55:08:elinks:INFO: Disabling clock on downlink 4
08:55:08:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:55:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:55:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:55:09:setup_element:INFO: Scanning clock phase
08:55:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:55:09:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:55:09:setup_element:INFO: Clock phase scan results for group 0, downlink 2
08:55:09:setup_element:INFO: Eye window for uplink 16: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:55:09:setup_element:INFO: Eye window for uplink 17: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:55:09:setup_element:INFO: Eye window for uplink 18: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:55:09:setup_element:INFO: Eye window for uplink 19: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:55:09:setup_element:INFO: Eye window for uplink 20: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
08:55:09:setup_element:INFO: Eye window for uplink 21: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
08:55:09:setup_element:INFO: Eye window for uplink 22: ________________________________________________________________________________
Clock Delay: 40
08:55:09:setup_element:INFO: Eye window for uplink 23: ________________________________________________________________________________
Clock Delay: 40
08:55:09:setup_element:INFO: Eye window for uplink 24: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
08:55:09:setup_element:INFO: Eye window for uplink 25: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
08:55:09:setup_element:INFO: Eye window for uplink 26: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:55:09:setup_element:INFO: Eye window for uplink 27: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
08:55:09:setup_element:INFO: Eye window for uplink 28: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:55:09:setup_element:INFO: Eye window for uplink 29: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:55:09:setup_element:INFO: Eye window for uplink 30: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:55:09:setup_element:INFO: Eye window for uplink 31: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:55:09:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 2
08:55:09:setup_element:INFO: Scanning data phases
08:55:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:55:09:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:55:15:setup_element:INFO: Data phase scan results for group 0, downlink 2
08:55:15:setup_element:INFO: Eye window for uplink 16: X____________________________________XXX
Data delay found: 18
08:55:15:setup_element:INFO: Eye window for uplink 17: ___________________________________XXXX_
Data delay found: 16
08:55:15:setup_element:INFO: Eye window for uplink 18: XX_________________________________XXXXX
Data delay found: 18
08:55:15:setup_element:INFO: Eye window for uplink 19: _________________________________XXXXX__
Data delay found: 15
08:55:15:setup_element:INFO: Eye window for uplink 20: XX___________________________________XXX
Data delay found: 19
08:55:15:setup_element:INFO: Eye window for uplink 21: XX__________________________________XXXX
Data delay found: 18
08:55:15:setup_element:INFO: Eye window for uplink 22: XX_________________________________XXXXX
Data delay found: 18
08:55:15:setup_element:INFO: Eye window for uplink 23: XXXXX_____________________________XXXXXX
Data delay found: 19
08:55:15:setup_element:INFO: Eye window for uplink 24: _______XXXXXX___________________________
Data delay found: 29
08:55:15:setup_element:INFO: Eye window for uplink 25: _________XXXXX__________________________
Data delay found: 31
08:55:15:setup_element:INFO: Eye window for uplink 26: _________XXXXX__________________________
Data delay found: 31
08:55:15:setup_element:INFO: Eye window for uplink 27: ____________XXXXXX______________________
Data delay found: 34
08:55:15:setup_element:INFO: Eye window for uplink 28: _______________XXXXXX___________________
Data delay found: 37
08:55:15:setup_element:INFO: Eye window for uplink 29: _________________XXXXXX_________________
Data delay found: 39
08:55:15:setup_element:INFO: Eye window for uplink 30: _________________XXXXX_________XXXXXXXXX
Data delay found: 8
08:55:15:setup_element:INFO: Eye window for uplink 31: ________________XXXXXXX________XXXXXXXXX
Data delay found: 7
08:55:15:setup_element:INFO: Setting the data phase to 18 for uplink 16
08:55:15:setup_element:INFO: Setting the data phase to 16 for uplink 17
08:55:15:setup_element:INFO: Setting the data phase to 18 for uplink 18
08:55:15:setup_element:INFO: Setting the data phase to 15 for uplink 19
08:55:15:setup_element:INFO: Setting the data phase to 19 for uplink 20
08:55:15:setup_element:INFO: Setting the data phase to 18 for uplink 21
08:55:15:setup_element:INFO: Setting the data phase to 18 for uplink 22
08:55:15:setup_element:INFO: Setting the data phase to 19 for uplink 23
08:55:15:setup_element:INFO: Setting the data phase to 29 for uplink 24
08:55:15:setup_element:INFO: Setting the data phase to 31 for uplink 25
08:55:15:setup_element:INFO: Setting the data phase to 31 for uplink 26
08:55:15:setup_element:INFO: Setting the data phase to 34 for uplink 27
08:55:15:setup_element:INFO: Setting the data phase to 37 for uplink 28
08:55:15:setup_element:INFO: Setting the data phase to 39 for uplink 29
08:55:15:setup_element:INFO: Setting the data phase to 8 for uplink 30
08:55:15:setup_element:INFO: Setting the data phase to 7 for uplink 31
08:55:15:setup_element:INFO: Beginning SMX ASICs map scan
08:55:15:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:55:15:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:55:15:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:55:15:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:55:15:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
08:55:15:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
08:55:15:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
08:55:15:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
08:55:15:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
08:55:15:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
08:55:15:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
08:55:15:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
08:55:15:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
08:55:16:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
08:55:16:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
08:55:16:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
08:55:16:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
08:55:16:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
08:55:16:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
08:55:16:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
08:55:16:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
08:55:17:setup_element:INFO: Performing Elink synchronization
08:55:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:55:17:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:55:17:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:55:17:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:55:17:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
08:55:17:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x0
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x1
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x2
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x3
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x4
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x5
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x6
08:55:18:ST3_emu_feb:DEBUG: Chip address: 0x7
08:55:18:febtest:INFO: Init all SMX (CSA): 30
08:55:33:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:55:33:febtest:INFO: 23-00 | XA-000-08-002-001-008-016-13 | 31.4 | 1177.4
08:55:33:febtest:INFO: 30-01 | XA-000-08-002-001-007-019-09 | 31.4 | 1165.6
08:55:33:febtest:INFO: 21-02 | XA-000-08-002-001-008-034-04 | 40.9 | 1135.9
08:55:33:febtest:INFO: 28-03 | XA-000-08-002-001-006-112-15 | 15.6 | 1212.7
08:55:34:febtest:INFO: 19-04 | XA-000-08-002-001-008-075-15 | 37.7 | 1153.7
08:55:34:febtest:INFO: 26-05 | XA-000-08-002-001-006-117-15 | 31.4 | 1153.7
08:55:34:febtest:INFO: 17-06 | XA-000-08-002-001-007-249-08 | 31.4 | 1177.4
08:55:34:febtest:INFO: 24-07 | XA-000-08-002-001-007-038-00 | 37.7 | 1141.9
08:55:35:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
08:55:37:ST3_smx:INFO: chip: 23-0 31.389742 C 1189.190035 mV
08:55:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:55:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:55:37:ST3_smx:INFO: Electrons
08:55:37:ST3_smx:INFO: # loops 0
08:55:39:ST3_smx:INFO: # loops 1
08:55:41:ST3_smx:INFO: # loops 2
08:55:42:ST3_smx:INFO: # loops 3
08:55:44:ST3_smx:INFO: # loops 4
08:55:46:ST3_smx:INFO: Total # of broken channels: 0
08:55:46:ST3_smx:INFO: List of broken channels: []
08:55:46:ST3_smx:INFO: Total # of broken channels: 0
08:55:46:ST3_smx:INFO: List of broken channels: []
08:55:47:ST3_smx:INFO: chip: 30-1 31.389742 C 1177.390875 mV
08:55:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:55:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:55:47:ST3_smx:INFO: Electrons
08:55:47:ST3_smx:INFO: # loops 0
08:55:49:ST3_smx:INFO: # loops 1
08:55:51:ST3_smx:INFO: # loops 2
08:55:52:ST3_smx:INFO: # loops 3
08:55:54:ST3_smx:INFO: # loops 4
08:55:56:ST3_smx:INFO: Total # of broken channels: 0
08:55:56:ST3_smx:INFO: List of broken channels: []
08:55:56:ST3_smx:INFO: Total # of broken channels: 0
08:55:56:ST3_smx:INFO: List of broken channels: []
08:55:57:ST3_smx:INFO: chip: 21-2 44.073563 C 1147.806000 mV
08:55:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:55:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:55:57:ST3_smx:INFO: Electrons
08:55:57:ST3_smx:INFO: # loops 0
08:55:59:ST3_smx:INFO: # loops 1
08:56:01:ST3_smx:INFO: # loops 2
08:56:02:ST3_smx:INFO: # loops 3
08:56:04:ST3_smx:INFO: # loops 4
08:56:05:ST3_smx:INFO: Total # of broken channels: 0
08:56:05:ST3_smx:INFO: List of broken channels: []
08:56:05:ST3_smx:INFO: Total # of broken channels: 1
08:56:05:ST3_smx:INFO: List of broken channels: [1]
08:56:07:ST3_smx:INFO: chip: 28-3 18.745682 C 1224.468235 mV
08:56:07:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:07:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:07:ST3_smx:INFO: Electrons
08:56:07:ST3_smx:INFO: # loops 0
08:56:09:ST3_smx:INFO: # loops 1
08:56:11:ST3_smx:INFO: # loops 2
08:56:12:ST3_smx:INFO: # loops 3
08:56:14:ST3_smx:INFO: # loops 4
08:56:15:ST3_smx:INFO: Total # of broken channels: 0
08:56:15:ST3_smx:INFO: List of broken channels: []
08:56:15:ST3_smx:INFO: Total # of broken channels: 0
08:56:15:ST3_smx:INFO: List of broken channels: []
08:56:17:ST3_smx:INFO: chip: 19-4 37.726682 C 1165.571835 mV
08:56:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:17:ST3_smx:INFO: Electrons
08:56:17:ST3_smx:INFO: # loops 0
08:56:19:ST3_smx:INFO: # loops 1
08:56:21:ST3_smx:INFO: # loops 2
08:56:22:ST3_smx:INFO: # loops 3
08:56:24:ST3_smx:INFO: # loops 4
08:56:25:ST3_smx:INFO: Total # of broken channels: 0
08:56:25:ST3_smx:INFO: List of broken channels: []
08:56:25:ST3_smx:INFO: Total # of broken channels: 0
08:56:25:ST3_smx:INFO: List of broken channels: []
08:56:27:ST3_smx:INFO: chip: 26-5 34.556970 C 1165.571835 mV
08:56:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:27:ST3_smx:INFO: Electrons
08:56:27:ST3_smx:INFO: # loops 0
08:56:29:ST3_smx:INFO: # loops 1
08:56:30:ST3_smx:INFO: # loops 2
08:56:32:ST3_smx:INFO: # loops 3
08:56:34:ST3_smx:INFO: # loops 4
08:56:35:ST3_smx:INFO: Total # of broken channels: 0
08:56:35:ST3_smx:INFO: List of broken channels: []
08:56:35:ST3_smx:INFO: Total # of broken channels: 0
08:56:35:ST3_smx:INFO: List of broken channels: []
08:56:37:ST3_smx:INFO: chip: 17-6 34.556970 C 1183.292940 mV
08:56:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:37:ST3_smx:INFO: Electrons
08:56:37:ST3_smx:INFO: # loops 0
08:56:39:ST3_smx:INFO: # loops 1
08:56:40:ST3_smx:INFO: # loops 2
08:56:42:ST3_smx:INFO: # loops 3
08:56:44:ST3_smx:INFO: # loops 4
08:56:45:ST3_smx:INFO: Total # of broken channels: 0
08:56:45:ST3_smx:INFO: List of broken channels: []
08:56:45:ST3_smx:INFO: Total # of broken channels: 0
08:56:45:ST3_smx:INFO: List of broken channels: []
08:56:47:ST3_smx:INFO: chip: 24-7 40.898880 C 1153.732915 mV
08:56:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:56:47:ST3_smx:INFO: Electrons
08:56:47:ST3_smx:INFO: # loops 0
08:56:49:ST3_smx:INFO: # loops 1
08:56:50:ST3_smx:INFO: # loops 2
08:56:52:ST3_smx:INFO: # loops 3
08:56:54:ST3_smx:INFO: # loops 4
08:56:55:ST3_smx:INFO: Total # of broken channels: 0
08:56:55:ST3_smx:INFO: List of broken channels: []
08:56:55:ST3_smx:INFO: Total # of broken channels: 0
08:56:55:ST3_smx:INFO: List of broken channels: []
08:56:56:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:56:56:febtest:INFO: 23-00 | XA-000-08-002-001-008-016-13 | 34.6 | 1206.9
08:56:56:febtest:INFO: 30-01 | XA-000-08-002-001-007-019-09 | 34.6 | 1201.0
08:56:56:febtest:INFO: 21-02 | XA-000-08-002-001-008-034-04 | 44.1 | 1165.6
08:56:56:febtest:INFO: 28-03 | XA-000-08-002-001-006-112-15 | 18.7 | 1247.9
08:56:57:febtest:INFO: 19-04 | XA-000-08-002-001-008-075-15 | 40.9 | 1183.3
08:56:57:febtest:INFO: 26-05 | XA-000-08-002-001-006-117-15 | 34.6 | 1183.3
08:56:57:febtest:INFO: 17-06 | XA-000-08-002-001-007-249-08 | 34.6 | 1206.9
08:56:57:febtest:INFO: 24-07 | XA-000-08-002-001-007-038-00 | 40.9 | 1177.4
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_08_27-08_54_36
OPERATOR : Kerstin S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2219| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
SENSOR_NAME: 30254 | SIZE: 62x124 | GRADE: B
MODULE_NAME: M8UL2B3010223A2
LADDER_NAME: L8UL201022
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.4490', '1.848', '2.4910']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0480', '1.850', '2.5900']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9930', '1.850', '0.5318']