Go Back
FEB_2250 11.10.24 11:33:16
TextEdit.txt
11:33:16:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:33:16:ST3_Shared:INFO: FEB-Sensor
11:33:16:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:33:20:ST3_ModuleSelector:INFO: M8UL0B3010603A2
11:33:20:ST3_ModuleSelector:INFO: 04314
11:33:20:febtest:INFO: Testing FEB with SN 2250
11:33:21:smx_tester:INFO: Scanning setup
11:33:21:elinks:INFO: Disabling clock on downlink 0
11:33:21:elinks:INFO: Disabling clock on downlink 1
11:33:21:elinks:INFO: Disabling clock on downlink 2
11:33:21:elinks:INFO: Disabling clock on downlink 3
11:33:21:elinks:INFO: Disabling clock on downlink 4
11:33:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:33:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:33:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:33:21:elinks:INFO: Disabling clock on downlink 0
11:33:21:elinks:INFO: Disabling clock on downlink 1
11:33:21:elinks:INFO: Disabling clock on downlink 2
11:33:21:elinks:INFO: Disabling clock on downlink 3
11:33:21:elinks:INFO: Disabling clock on downlink 4
11:33:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:33:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:33:22:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:33:22:elinks:INFO: Disabling clock on downlink 0
11:33:22:elinks:INFO: Disabling clock on downlink 1
11:33:22:elinks:INFO: Disabling clock on downlink 2
11:33:22:elinks:INFO: Disabling clock on downlink 3
11:33:22:elinks:INFO: Disabling clock on downlink 4
11:33:22:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:33:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
11:33:22:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
11:33:22:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:33:22:elinks:INFO: Disabling clock on downlink 0
11:33:22:elinks:INFO: Disabling clock on downlink 1
11:33:22:elinks:INFO: Disabling clock on downlink 2
11:33:22:elinks:INFO: Disabling clock on downlink 3
11:33:22:elinks:INFO: Disabling clock on downlink 4
11:33:22:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:33:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
11:33:22:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:33:22:elinks:INFO: Disabling clock on downlink 0
11:33:22:elinks:INFO: Disabling clock on downlink 1
11:33:22:elinks:INFO: Disabling clock on downlink 2
11:33:22:elinks:INFO: Disabling clock on downlink 3
11:33:22:elinks:INFO: Disabling clock on downlink 4
11:33:22:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:33:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
11:33:22:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
11:33:22:setup_element:INFO: Scanning clock phase
11:33:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:33:22:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:33:22:setup_element:INFO: Clock phase scan results for group 0, downlink 2
11:33:22:setup_element:INFO: Eye window for uplink 16: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:33:22:setup_element:INFO: Eye window for uplink 17: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:33:22:setup_element:INFO: Eye window for uplink 18: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:33:22:setup_element:INFO: Eye window for uplink 19: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:33:22:setup_element:INFO: Eye window for uplink 20: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
11:33:22:setup_element:INFO: Eye window for uplink 21: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
11:33:22:setup_element:INFO: Eye window for uplink 22: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
11:33:22:setup_element:INFO: Eye window for uplink 23: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
11:33:22:setup_element:INFO: Eye window for uplink 24: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
11:33:23:setup_element:INFO: Eye window for uplink 25: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
11:33:23:setup_element:INFO: Eye window for uplink 26: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
11:33:23:setup_element:INFO: Eye window for uplink 27: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
11:33:23:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
11:33:23:setup_element:INFO: Eye window for uplink 29: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
11:33:23:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
11:33:23:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
11:33:23:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
==============================================OOO==============================================
11:33:23:setup_element:INFO: Scanning data phases
11:33:23:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:33:23:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:33:28:setup_element:INFO: Data phase scan results for group 0, downlink 2
11:33:28:setup_element:INFO: Eye window for uplink 16: X_XX_X__________________________________
Data delay found: 22
11:33:28:setup_element:INFO: Eye window for uplink 17: XXXX__________________________________XX
Data delay found: 20
11:33:28:setup_element:INFO: Eye window for uplink 18: XXXX_________________________________XXX
Data delay found: 20
11:33:28:setup_element:INFO: Eye window for uplink 19: XX_________________________________XXXXX
Data delay found: 18
11:33:28:setup_element:INFO: Eye window for uplink 20: XXX___________________________________XX
Data delay found: 20
11:33:28:setup_element:INFO: Eye window for uplink 21: XXX_________________________________XXXX
Data delay found: 19
11:33:28:setup_element:INFO: Eye window for uplink 22: XX___________________________________XXX
Data delay found: 19
11:33:28:setup_element:INFO: Eye window for uplink 23: XXXXXX_____________________________XXXXX
Data delay found: 20
11:33:28:setup_element:INFO: Eye window for uplink 24: ______XXXXXX____________________________
Data delay found: 28
11:33:28:setup_element:INFO: Eye window for uplink 25: _________XXXX___________________________
Data delay found: 30
11:33:28:setup_element:INFO: Eye window for uplink 26: ____________XXXX________________________
Data delay found: 33
11:33:28:setup_element:INFO: Eye window for uplink 27: _______________XXXXXX___________________
Data delay found: 37
11:33:28:setup_element:INFO: Eye window for uplink 28: _______________XXXX_____________________
Data delay found: 36
11:33:28:setup_element:INFO: Eye window for uplink 29: _________________XXXXX__________________
Data delay found: 39
11:33:28:setup_element:INFO: Eye window for uplink 30: __________________XXXXXX________________
Data delay found: 0
11:33:28:setup_element:INFO: Eye window for uplink 31: __________________XXXXXX________________
Data delay found: 0
11:33:28:setup_element:INFO: Setting the data phase to 22 for uplink 16
11:33:28:setup_element:INFO: Setting the data phase to 20 for uplink 17
11:33:28:setup_element:INFO: Setting the data phase to 20 for uplink 18
11:33:28:setup_element:INFO: Setting the data phase to 18 for uplink 19
11:33:28:setup_element:INFO: Setting the data phase to 20 for uplink 20
11:33:28:setup_element:INFO: Setting the data phase to 19 for uplink 21
11:33:28:setup_element:INFO: Setting the data phase to 19 for uplink 22
11:33:28:setup_element:INFO: Setting the data phase to 20 for uplink 23
11:33:28:setup_element:INFO: Setting the data phase to 28 for uplink 24
11:33:28:setup_element:INFO: Setting the data phase to 30 for uplink 25
11:33:28:setup_element:INFO: Setting the data phase to 33 for uplink 26
11:33:28:setup_element:INFO: Setting the data phase to 37 for uplink 27
11:33:28:setup_element:INFO: Setting the data phase to 36 for uplink 28
11:33:28:setup_element:INFO: Setting the data phase to 39 for uplink 29
11:33:28:setup_element:INFO: Setting the data phase to 0 for uplink 30
11:33:28:setup_element:INFO: Setting the data phase to 0 for uplink 31
==============================================OOO==============================================
11:33:28:setup_element:INFO: Beginning SMX ASICs map scan
11:33:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:33:28:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:33:28:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:33:28:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
11:33:28:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
11:33:28:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
11:33:28:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
11:33:29:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
11:33:29:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
11:33:29:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
11:33:29:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
11:33:29:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
11:33:29:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
11:33:29:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
11:33:29:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
11:33:29:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
11:33:29:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
11:33:29:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
11:33:30:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
11:33:30:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
11:33:30:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
11:33:31:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 16: ______________________________________________________________________XXXXXXXX__
Uplink 17: ______________________________________________________________________XXXXXXXX__
Uplink 18: ______________________________________________________________________XXXXXXXX__
Uplink 19: ______________________________________________________________________XXXXXXXX__
Uplink 20: ______________________________________________________________________XXXXXXXXX_
Uplink 21: ______________________________________________________________________XXXXXXXXX_
Uplink 22: _____________________________________________________________________XXXXXXXX___
Uplink 23: _____________________________________________________________________XXXXXXXX___
Uplink 24: ____________________________________________________________________XXXXXXX_____
Uplink 25: ____________________________________________________________________XXXXXXX_____
Uplink 26: ______________________________________________________________________XXXXXXX___
Uplink 27: ______________________________________________________________________XXXXXXX___
Uplink 28: ______________________________________________________________________XXXXXXX___
Uplink 29: ______________________________________________________________________XXXXXXX___
Uplink 30: _______________________________________________________________________XXXXXXXX_
Uplink 31: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 16:
Optimal Phase: 22
Window Length: 34
Eye Window: X_XX_X__________________________________
Uplink 17:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 18:
Optimal Phase: 20
Window Length: 33
Eye Window: XXXX_________________________________XXX
Uplink 19:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 20:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 21:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 22:
Optimal Phase: 19
Window Length: 35
Eye Window: XX___________________________________XXX
Uplink 23:
Optimal Phase: 20
Window Length: 29
Eye Window: XXXXXX_____________________________XXXXX
Uplink 24:
Optimal Phase: 28
Window Length: 34
Eye Window: ______XXXXXX____________________________
Uplink 25:
Optimal Phase: 30
Window Length: 36
Eye Window: _________XXXX___________________________
Uplink 26:
Optimal Phase: 33
Window Length: 36
Eye Window: ____________XXXX________________________
Uplink 27:
Optimal Phase: 37
Window Length: 34
Eye Window: _______________XXXXXX___________________
Uplink 28:
Optimal Phase: 36
Window Length: 36
Eye Window: _______________XXXX_____________________
Uplink 29:
Optimal Phase: 39
Window Length: 35
Eye Window: _________________XXXXX__________________
Uplink 30:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
Uplink 31:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
==============================================OOO==============================================
11:33:31:setup_element:INFO: Performing Elink synchronization
11:33:31:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:33:31:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:33:31:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:33:31:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
11:33:31:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
11:33:31:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
11:33:32:febtest:INFO: Init all SMX (CSA): 30
11:33:45:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:33:46:febtest:INFO: 23-00 | XA-000-08-003-000-002-167-03 | 25.1 | 1171.5
11:33:46:febtest:INFO: 30-01 | XA-000-08-003-000-006-001-01 | 18.7 | 1177.4
11:33:46:febtest:INFO: 21-02 | XA-000-09-004-004-014-005-06 | 21.9 | 1183.3
11:33:46:febtest:INFO: 28-03 | XA-000-08-003-000-005-232-14 | 9.3 | 1218.6
11:33:47:febtest:INFO: 19-04 | XA-000-09-004-004-013-005-08 | 37.7 | 1124.0
11:33:47:febtest:INFO: 26-05 | XA-000-08-003-000-005-231-14 | 28.2 | 1171.5
11:33:47:febtest:INFO: 17-06 | XA-007-08-003-000-006-051-11 | 25.1 | 1177.4
11:33:47:febtest:INFO: 24-07 | XA-000-08-003-000-002-093-05 | 37.7 | 1124.0
11:33:48:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
11:33:50:ST3_smx:INFO: chip: 23-0 25.062742 C 1189.190035 mV
11:33:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:33:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:33:50:ST3_smx:INFO: Electrons
11:33:50:ST3_smx:INFO: # loops 0
11:33:52:ST3_smx:INFO: # loops 1
11:33:54:ST3_smx:INFO: # loops 2
11:33:55:ST3_smx:INFO: # loops 3
11:33:57:ST3_smx:INFO: # loops 4
11:33:58:ST3_smx:INFO: Total # of broken channels: 1
11:33:58:ST3_smx:INFO: List of broken channels: [86]
11:33:58:ST3_smx:INFO: Total # of broken channels: 1
11:33:58:ST3_smx:INFO: List of broken channels: [86]
11:34:00:ST3_smx:INFO: chip: 30-1 18.745682 C 1195.082160 mV
11:34:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:00:ST3_smx:INFO: Electrons
11:34:00:ST3_smx:INFO: # loops 0
11:34:02:ST3_smx:INFO: # loops 1
11:34:03:ST3_smx:INFO: # loops 2
11:34:05:ST3_smx:INFO: # loops 3
11:34:06:ST3_smx:INFO: # loops 4
11:34:08:ST3_smx:INFO: Total # of broken channels: 0
11:34:08:ST3_smx:INFO: List of broken channels: []
11:34:08:ST3_smx:INFO: Total # of broken channels: 0
11:34:08:ST3_smx:INFO: List of broken channels: []
11:34:10:ST3_smx:INFO: chip: 21-2 21.902970 C 1195.082160 mV
11:34:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:10:ST3_smx:INFO: Electrons
11:34:10:ST3_smx:INFO: # loops 0
11:34:11:ST3_smx:INFO: # loops 1
11:34:13:ST3_smx:INFO: # loops 2
11:34:14:ST3_smx:INFO: # loops 3
11:34:16:ST3_smx:INFO: # loops 4
11:34:17:ST3_smx:INFO: Total # of broken channels: 0
11:34:17:ST3_smx:INFO: List of broken channels: []
11:34:17:ST3_smx:INFO: Total # of broken channels: 0
11:34:17:ST3_smx:INFO: List of broken channels: []
11:34:19:ST3_smx:INFO: chip: 28-3 9.288730 C 1230.330540 mV
11:34:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:19:ST3_smx:INFO: Electrons
11:34:19:ST3_smx:INFO: # loops 0
11:34:20:ST3_smx:INFO: # loops 1
11:34:22:ST3_smx:INFO: # loops 2
11:34:24:ST3_smx:INFO: # loops 3
11:34:25:ST3_smx:INFO: # loops 4
11:34:27:ST3_smx:INFO: Total # of broken channels: 2
11:34:27:ST3_smx:INFO: List of broken channels: [60, 76]
11:34:27:ST3_smx:INFO: Total # of broken channels: 2
11:34:27:ST3_smx:INFO: List of broken channels: [60, 76]
11:34:28:ST3_smx:INFO: chip: 19-4 37.726682 C 1135.937260 mV
11:34:28:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:28:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:28:ST3_smx:INFO: Electrons
11:34:28:ST3_smx:INFO: # loops 0
11:34:30:ST3_smx:INFO: # loops 1
11:34:32:ST3_smx:INFO: # loops 2
11:34:33:ST3_smx:INFO: # loops 3
11:34:35:ST3_smx:INFO: # loops 4
11:34:36:ST3_smx:INFO: Total # of broken channels: 0
11:34:36:ST3_smx:INFO: List of broken channels: []
11:34:36:ST3_smx:INFO: Total # of broken channels: 0
11:34:36:ST3_smx:INFO: List of broken channels: []
11:34:38:ST3_smx:INFO: chip: 26-5 25.062742 C 1189.190035 mV
11:34:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:38:ST3_smx:INFO: Electrons
11:34:38:ST3_smx:INFO: # loops 0
11:34:40:ST3_smx:INFO: # loops 1
11:34:41:ST3_smx:INFO: # loops 2
11:34:43:ST3_smx:INFO: # loops 3
11:34:44:ST3_smx:INFO: # loops 4
11:34:46:ST3_smx:INFO: Total # of broken channels: 1
11:34:46:ST3_smx:INFO: List of broken channels: [124]
11:34:46:ST3_smx:INFO: Total # of broken channels: 1
11:34:46:ST3_smx:INFO: List of broken channels: [124]
11:34:48:ST3_smx:INFO: chip: 17-6 25.062742 C 1189.190035 mV
11:34:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:48:ST3_smx:INFO: Electrons
11:34:48:ST3_smx:INFO: # loops 0
11:34:49:ST3_smx:INFO: # loops 1
11:34:51:ST3_smx:INFO: # loops 2
11:34:52:ST3_smx:INFO: # loops 3
11:34:54:ST3_smx:INFO: # loops 4
11:34:55:ST3_smx:INFO: Total # of broken channels: 0
11:34:55:ST3_smx:INFO: List of broken channels: []
11:34:55:ST3_smx:INFO: Total # of broken channels: 0
11:34:55:ST3_smx:INFO: List of broken channels: []
11:34:57:ST3_smx:INFO: chip: 24-7 40.898880 C 1135.937260 mV
11:34:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:34:57:ST3_smx:INFO: Electrons
11:34:57:ST3_smx:INFO: # loops 0
11:34:59:ST3_smx:INFO: # loops 1
11:35:00:ST3_smx:INFO: # loops 2
11:35:02:ST3_smx:INFO: # loops 3
11:35:04:ST3_smx:INFO: # loops 4
11:35:05:ST3_smx:INFO: Total # of broken channels: 0
11:35:05:ST3_smx:INFO: List of broken channels: []
11:35:05:ST3_smx:INFO: Total # of broken channels: 0
11:35:05:ST3_smx:INFO: List of broken channels: []
11:35:05:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:35:06:febtest:INFO: 23-00 | XA-000-08-003-000-002-167-03 | 25.1 | 1206.9
11:35:06:febtest:INFO: 30-01 | XA-000-08-003-000-006-001-01 | 21.9 | 1212.7
11:35:06:febtest:INFO: 21-02 | XA-000-09-004-004-014-005-06 | 21.9 | 1218.6
11:35:06:febtest:INFO: 28-03 | XA-000-08-003-000-005-232-14 | 12.4 | 1247.9
11:35:07:febtest:INFO: 19-04 | XA-000-09-004-004-013-005-08 | 40.9 | 1159.7
11:35:07:febtest:INFO: 26-05 | XA-000-08-003-000-005-231-14 | 28.2 | 1218.6
11:35:07:febtest:INFO: 17-06 | XA-007-08-003-000-006-051-11 | 25.1 | 1212.7
11:35:07:febtest:INFO: 24-07 | XA-000-08-003-000-002-093-05 | 40.9 | 1153.7
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_10_11-11_33_16
OPERATOR : Olga B.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2250| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
SENSOR_NAME: 04314 | SIZE: 62x124 | GRADE: C
MODULE_NAME: M8UL0B3010603A2
LADDER_NAME: L8UL001060
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.4970', '1.848', '2.4220']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0340', '1.850', '2.5870']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9880', '1.850', '0.5251']