Go Back
FEB_2259 29.10.24 08:02:15
TextEdit.txt
08:02:15:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:02:15:ST3_Shared:INFO: FEB-Sensor
08:02:15:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:02:17:ST3_ModuleSelector:INFO: M3DR2B0000120A2
08:02:17:ST3_ModuleSelector:INFO: 01112
08:02:18:febtest:INFO: Testing FEB with SN 2259
08:02:19:smx_tester:INFO: Scanning setup
08:02:19:elinks:INFO: Disabling clock on downlink 0
08:02:19:elinks:INFO: Disabling clock on downlink 1
08:02:19:elinks:INFO: Disabling clock on downlink 2
08:02:19:elinks:INFO: Disabling clock on downlink 3
08:02:19:elinks:INFO: Disabling clock on downlink 4
08:02:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:02:19:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:19:elinks:INFO: Disabling clock on downlink 0
08:02:19:elinks:INFO: Disabling clock on downlink 1
08:02:19:elinks:INFO: Disabling clock on downlink 2
08:02:19:elinks:INFO: Disabling clock on downlink 3
08:02:19:elinks:INFO: Disabling clock on downlink 4
08:02:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:02:19:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:19:elinks:INFO: Disabling clock on downlink 0
08:02:19:elinks:INFO: Disabling clock on downlink 1
08:02:19:elinks:INFO: Disabling clock on downlink 2
08:02:19:elinks:INFO: Disabling clock on downlink 3
08:02:19:elinks:INFO: Disabling clock on downlink 4
08:02:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
08:02:20:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
08:02:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:20:elinks:INFO: Disabling clock on downlink 0
08:02:20:elinks:INFO: Disabling clock on downlink 1
08:02:20:elinks:INFO: Disabling clock on downlink 2
08:02:20:elinks:INFO: Disabling clock on downlink 3
08:02:20:elinks:INFO: Disabling clock on downlink 4
08:02:20:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:02:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:02:20:elinks:INFO: Disabling clock on downlink 0
08:02:20:elinks:INFO: Disabling clock on downlink 1
08:02:20:elinks:INFO: Disabling clock on downlink 2
08:02:20:elinks:INFO: Disabling clock on downlink 3
08:02:20:elinks:INFO: Disabling clock on downlink 4
08:02:20:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:02:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:02:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
08:02:20:setup_element:INFO: Scanning clock phase
08:02:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:02:20:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:02:20:setup_element:INFO: Clock phase scan results for group 0, downlink 2
08:02:20:setup_element:INFO: Eye window for uplink 16: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:20:setup_element:INFO: Eye window for uplink 17: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
08:02:20:setup_element:INFO: Eye window for uplink 18: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
08:02:20:setup_element:INFO: Eye window for uplink 19: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
08:02:20:setup_element:INFO: Eye window for uplink 20: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 21: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 22: ____________________________________________________________________XX__________
Clock Delay: 28
08:02:20:setup_element:INFO: Eye window for uplink 23: ____________________________________________________________________XX__________
Clock Delay: 28
08:02:20:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 26: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 27: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 28: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 29: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
08:02:20:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:02:20:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:02:20:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
==============================================OOO==============================================
08:02:20:setup_element:INFO: Scanning data phases
08:02:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:02:20:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:02:25:setup_element:INFO: Data phase scan results for group 0, downlink 2
08:02:25:setup_element:INFO: Eye window for uplink 16: XXXX____________________________________
Data delay found: 21
08:02:25:setup_element:INFO: Eye window for uplink 17: XXX__________________________________XXX
Data delay found: 19
08:02:25:setup_element:INFO: Eye window for uplink 18: XXXX_________________________________XXX
Data delay found: 20
08:02:25:setup_element:INFO: Eye window for uplink 19: XX_________________________________XXXXX
Data delay found: 18
08:02:25:setup_element:INFO: Eye window for uplink 20: X____________________________________XXX
Data delay found: 18
08:02:25:setup_element:INFO: Eye window for uplink 21: ___________________________________XXXXX
Data delay found: 17
08:02:25:setup_element:INFO: Eye window for uplink 22: __________________________________XXXX__
Data delay found: 15
08:02:25:setup_element:INFO: Eye window for uplink 23: XXX_____________________________XXXXXXXX
Data delay found: 17
08:02:25:setup_element:INFO: Eye window for uplink 24: ________XXXXX___________________________
Data delay found: 30
08:02:25:setup_element:INFO: Eye window for uplink 25: __________XXXXX_________________________
Data delay found: 32
08:02:25:setup_element:INFO: Eye window for uplink 26: ________XXXXXX__________________________
Data delay found: 30
08:02:25:setup_element:INFO: Eye window for uplink 27: ___________XXXXXXX______________________
Data delay found: 34
08:02:25:setup_element:INFO: Eye window for uplink 28: ____________XXXXX____XXXXXXXXXXXXXXXXXXX
Data delay found: 5
08:02:25:setup_element:INFO: Eye window for uplink 29: ______________XXXXXX_XXXXXXXXXXXXXXXXXXX
Data delay found: 6
08:02:25:setup_element:INFO: Eye window for uplink 30: _________________XXXXXX_________________
Data delay found: 39
08:02:25:setup_element:INFO: Eye window for uplink 31: _________________XXXXXXX________________
Data delay found: 0
08:02:25:setup_element:INFO: Setting the data phase to 21 for uplink 16
08:02:25:setup_element:INFO: Setting the data phase to 19 for uplink 17
08:02:25:setup_element:INFO: Setting the data phase to 20 for uplink 18
08:02:25:setup_element:INFO: Setting the data phase to 18 for uplink 19
08:02:25:setup_element:INFO: Setting the data phase to 18 for uplink 20
08:02:25:setup_element:INFO: Setting the data phase to 17 for uplink 21
08:02:25:setup_element:INFO: Setting the data phase to 15 for uplink 22
08:02:25:setup_element:INFO: Setting the data phase to 17 for uplink 23
08:02:25:setup_element:INFO: Setting the data phase to 30 for uplink 24
08:02:25:setup_element:INFO: Setting the data phase to 32 for uplink 25
08:02:25:setup_element:INFO: Setting the data phase to 30 for uplink 26
08:02:25:setup_element:INFO: Setting the data phase to 34 for uplink 27
08:02:25:setup_element:INFO: Setting the data phase to 5 for uplink 28
08:02:25:setup_element:INFO: Setting the data phase to 6 for uplink 29
08:02:25:setup_element:INFO: Setting the data phase to 39 for uplink 30
08:02:25:setup_element:INFO: Setting the data phase to 0 for uplink 31
==============================================OOO==============================================
08:02:25:setup_element:INFO: Beginning SMX ASICs map scan
08:02:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:02:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:02:25:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:02:25:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:02:25:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
08:02:26:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
08:02:26:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
08:02:26:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
08:02:26:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
08:02:26:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
08:02:26:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
08:02:26:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
08:02:26:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
08:02:26:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
08:02:26:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
08:02:26:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
08:02:26:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
08:02:27:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
08:02:27:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
08:02:27:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
08:02:27:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
08:02:28:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 16: ______________________________________________________________________XXXXXXXX__
Uplink 17: ______________________________________________________________________XXXXXXXX__
Uplink 18: ______________________________________________________________________XXXXXXXXX_
Uplink 19: ______________________________________________________________________XXXXXXXXX_
Uplink 20: _____________________________________________________________________XXXXXXXX___
Uplink 21: _____________________________________________________________________XXXXXXXX___
Uplink 22: ____________________________________________________________________XX__________
Uplink 23: ____________________________________________________________________XX__________
Uplink 24: _____________________________________________________________________XXXXXXXX___
Uplink 25: _____________________________________________________________________XXXXXXXX___
Uplink 26: _____________________________________________________________________XXXXXXXX___
Uplink 27: _____________________________________________________________________XXXXXXXX___
Uplink 28: _____________________________________________________________________XXXXXXX____
Uplink 29: _____________________________________________________________________XXXXXXX____
Uplink 30: _______________________________________________________________________XXXXXXX__
Uplink 31: _______________________________________________________________________XXXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 21
Window Length: 36
Eye Window: XXXX____________________________________
Uplink 17:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 18:
Optimal Phase: 20
Window Length: 33
Eye Window: XXXX_________________________________XXX
Uplink 19:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 20:
Optimal Phase: 18
Window Length: 36
Eye Window: X____________________________________XXX
Uplink 21:
Optimal Phase: 17
Window Length: 35
Eye Window: ___________________________________XXXXX
Uplink 22:
Optimal Phase: 15
Window Length: 36
Eye Window: __________________________________XXXX__
Uplink 23:
Optimal Phase: 17
Window Length: 29
Eye Window: XXX_____________________________XXXXXXXX
Uplink 24:
Optimal Phase: 30
Window Length: 35
Eye Window: ________XXXXX___________________________
Uplink 25:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 26:
Optimal Phase: 30
Window Length: 34
Eye Window: ________XXXXXX__________________________
Uplink 27:
Optimal Phase: 34
Window Length: 33
Eye Window: ___________XXXXXXX______________________
Uplink 28:
Optimal Phase: 5
Window Length: 12
Eye Window: ____________XXXXX____XXXXXXXXXXXXXXXXXXX
Uplink 29:
Optimal Phase: 6
Window Length: 14
Eye Window: ______________XXXXXX_XXXXXXXXXXXXXXXXXXX
Uplink 30:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
Uplink 31:
Optimal Phase: 0
Window Length: 33
Eye Window: _________________XXXXXXX________________
==============================================OOO==============================================
08:02:28:setup_element:INFO: Performing Elink synchronization
08:02:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:02:28:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:02:28:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:02:28:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
08:02:28:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
08:02:28:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
08:02:29:febtest:INFO: Init all SMX (CSA): 30
08:02:47:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:02:47:febtest:INFO: 23-00 | XA-000-09-004-004-013-006-08 | 21.9 | 1195.1
08:02:47:febtest:INFO: 30-01 | XA-000-09-004-004-016-019-04 | 31.4 | 1159.7
08:02:47:febtest:INFO: 21-02 | XA-000-09-004-004-013-007-08 | 34.6 | 1159.7
08:02:47:febtest:INFO: 28-03 | XA-000-09-004-004-014-009-06 | 31.4 | 1171.5
08:02:48:febtest:INFO: 19-04 | XA-000-09-004-004-015-007-11 | 18.7 | 1206.9
08:02:48:febtest:INFO: 26-05 | XA-000-09-004-004-013-008-08 | 28.2 | 1183.3
08:02:48:febtest:INFO: 17-06 | XA-000-09-004-004-015-008-11 | 34.6 | 1165.6
08:02:48:febtest:INFO: 24-07 | XA-000-09-004-004-014-008-06 | 18.7 | 1218.6
08:02:49:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
08:02:51:ST3_smx:INFO: chip: 23-0 25.062742 C 1206.851500 mV
08:02:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:02:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:02:51:ST3_smx:INFO: Electrons
08:02:51:ST3_smx:INFO: # loops 0
08:02:53:ST3_smx:INFO: # loops 1
08:02:55:ST3_smx:INFO: # loops 2
08:02:57:ST3_smx:INFO: # loops 3
08:02:59:ST3_smx:INFO: # loops 4
08:03:00:ST3_smx:INFO: Total # of broken channels: 0
08:03:00:ST3_smx:INFO: List of broken channels: []
08:03:00:ST3_smx:INFO: Total # of broken channels: 0
08:03:00:ST3_smx:INFO: List of broken channels: []
08:03:02:ST3_smx:INFO: chip: 30-1 31.389742 C 1189.190035 mV
08:03:02:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:02:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:02:ST3_smx:INFO: Electrons
08:03:02:ST3_smx:INFO: # loops 0
08:03:04:ST3_smx:INFO: # loops 1
08:03:06:ST3_smx:INFO: # loops 2
08:03:07:ST3_smx:INFO: # loops 3
08:03:09:ST3_smx:INFO: # loops 4
08:03:11:ST3_smx:INFO: Total # of broken channels: 0
08:03:11:ST3_smx:INFO: List of broken channels: []
08:03:11:ST3_smx:INFO: Total # of broken channels: 2
08:03:11:ST3_smx:INFO: List of broken channels: [0, 1]
08:03:13:ST3_smx:INFO: chip: 21-2 34.556970 C 1177.390875 mV
08:03:13:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:13:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:13:ST3_smx:INFO: Electrons
08:03:13:ST3_smx:INFO: # loops 0
08:03:15:ST3_smx:INFO: # loops 1
08:03:16:ST3_smx:INFO: # loops 2
08:03:18:ST3_smx:INFO: # loops 3
08:03:20:ST3_smx:INFO: # loops 4
08:03:22:ST3_smx:INFO: Total # of broken channels: 0
08:03:22:ST3_smx:INFO: List of broken channels: []
08:03:22:ST3_smx:INFO: Total # of broken channels: 1
08:03:22:ST3_smx:INFO: List of broken channels: [43]
08:03:23:ST3_smx:INFO: chip: 28-3 28.225000 C 1183.292940 mV
08:03:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:23:ST3_smx:INFO: Electrons
08:03:23:ST3_smx:INFO: # loops 0
08:03:25:ST3_smx:INFO: # loops 1
08:03:27:ST3_smx:INFO: # loops 2
08:03:29:ST3_smx:INFO: # loops 3
08:03:31:ST3_smx:INFO: # loops 4
08:03:33:ST3_smx:INFO: Total # of broken channels: 0
08:03:33:ST3_smx:INFO: List of broken channels: []
08:03:33:ST3_smx:INFO: Total # of broken channels: 0
08:03:33:ST3_smx:INFO: List of broken channels: []
08:03:34:ST3_smx:INFO: chip: 19-4 21.902970 C 1212.728715 mV
08:03:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:34:ST3_smx:INFO: Electrons
08:03:34:ST3_smx:INFO: # loops 0
08:03:36:ST3_smx:INFO: # loops 1
08:03:38:ST3_smx:INFO: # loops 2
08:03:40:ST3_smx:INFO: # loops 3
08:03:41:ST3_smx:INFO: # loops 4
08:03:43:ST3_smx:INFO: Total # of broken channels: 2
08:03:43:ST3_smx:INFO: List of broken channels: [3, 126]
08:03:43:ST3_smx:INFO: Total # of broken channels: 2
08:03:43:ST3_smx:INFO: List of broken channels: [3, 126]
08:03:45:ST3_smx:INFO: chip: 26-5 28.225000 C 1195.082160 mV
08:03:45:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:45:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:45:ST3_smx:INFO: Electrons
08:03:45:ST3_smx:INFO: # loops 0
08:03:46:ST3_smx:INFO: # loops 1
08:03:48:ST3_smx:INFO: # loops 2
08:03:50:ST3_smx:INFO: # loops 3
08:03:52:ST3_smx:INFO: # loops 4
08:03:53:ST3_smx:INFO: Total # of broken channels: 0
08:03:53:ST3_smx:INFO: List of broken channels: []
08:03:53:ST3_smx:INFO: Total # of broken channels: 1
08:03:53:ST3_smx:INFO: List of broken channels: [64]
08:03:55:ST3_smx:INFO: chip: 17-6 34.556970 C 1165.571835 mV
08:03:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:03:55:ST3_smx:INFO: Electrons
08:03:55:ST3_smx:INFO: # loops 0
08:03:57:ST3_smx:INFO: # loops 1
08:03:59:ST3_smx:INFO: # loops 2
08:04:00:ST3_smx:INFO: # loops 3
08:04:02:ST3_smx:INFO: # loops 4
08:04:04:ST3_smx:INFO: Total # of broken channels: 0
08:04:04:ST3_smx:INFO: List of broken channels: []
08:04:04:ST3_smx:INFO: Total # of broken channels: 0
08:04:04:ST3_smx:INFO: List of broken channels: []
08:04:05:ST3_smx:INFO: chip: 24-7 21.902970 C 1224.468235 mV
08:04:05:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:04:05:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:04:05:ST3_smx:INFO: Electrons
08:04:05:ST3_smx:INFO: # loops 0
08:04:07:ST3_smx:INFO: # loops 1
08:04:09:ST3_smx:INFO: # loops 2
08:04:11:ST3_smx:INFO: # loops 3
08:04:12:ST3_smx:INFO: # loops 4
08:04:14:ST3_smx:INFO: Total # of broken channels: 0
08:04:14:ST3_smx:INFO: List of broken channels: []
08:04:14:ST3_smx:INFO: Total # of broken channels: 0
08:04:14:ST3_smx:INFO: List of broken channels: []
08:04:14:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:04:14:febtest:INFO: 23-00 | XA-000-09-004-004-013-006-08 | 25.1 | 1224.5
08:04:15:febtest:INFO: 30-01 | XA-000-09-004-004-016-019-04 | 34.6 | 1201.0
08:04:15:febtest:INFO: 21-02 | XA-000-09-004-004-013-007-08 | 34.6 | 1195.1
08:04:15:febtest:INFO: 28-03 | XA-000-09-004-004-014-009-06 | 31.4 | 1206.9
08:04:15:febtest:INFO: 19-04 | XA-000-09-004-004-015-007-11 | 21.9 | 1242.0
08:04:16:febtest:INFO: 26-05 | XA-000-09-004-004-013-008-08 | 28.2 | 1218.6
08:04:16:febtest:INFO: 17-06 | XA-000-09-004-004-015-008-11 | 34.6 | 1195.1
08:04:16:febtest:INFO: 24-07 | XA-000-09-004-004-014-008-06 | 21.9 | 1253.7
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_10_29-08_02_15
OPERATOR : Olga B.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2259| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
SENSOR_NAME: 01112 | SIZE: 62x42 | GRADE: A
MODULE_NAME: M3DR2B0000120A2
LADDER_NAME: L3DR200012
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.4950', '1.848', '2.5710']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9800', '1.850', '2.5020']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9440', '1.850', '0.5208']