Go Back
FEB_2260 23.10.24 11:08:57
TextEdit.txt
11:08:57:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:08:57:ST3_Shared:INFO: FEB-Microcable
11:08:57:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:08:57:febtest:INFO: Testing FEB with SN 2260
11:08:59:smx_tester:INFO: Scanning setup
11:08:59:elinks:INFO: Disabling clock on downlink 0
11:08:59:elinks:INFO: Disabling clock on downlink 1
11:08:59:elinks:INFO: Disabling clock on downlink 2
11:08:59:elinks:INFO: Disabling clock on downlink 3
11:08:59:elinks:INFO: Disabling clock on downlink 4
11:08:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:08:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:08:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:08:59:elinks:INFO: Disabling clock on downlink 0
11:08:59:elinks:INFO: Disabling clock on downlink 1
11:08:59:elinks:INFO: Disabling clock on downlink 2
11:08:59:elinks:INFO: Disabling clock on downlink 3
11:08:59:elinks:INFO: Disabling clock on downlink 4
11:08:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:08:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:08:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:08:59:elinks:INFO: Disabling clock on downlink 0
11:08:59:elinks:INFO: Disabling clock on downlink 1
11:08:59:elinks:INFO: Disabling clock on downlink 2
11:08:59:elinks:INFO: Disabling clock on downlink 3
11:08:59:elinks:INFO: Disabling clock on downlink 4
11:08:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:08:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
11:08:59:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
11:08:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:08:59:elinks:INFO: Disabling clock on downlink 0
11:08:59:elinks:INFO: Disabling clock on downlink 1
11:08:59:elinks:INFO: Disabling clock on downlink 2
11:08:59:elinks:INFO: Disabling clock on downlink 3
11:08:59:elinks:INFO: Disabling clock on downlink 4
11:08:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:08:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
11:08:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:08:59:elinks:INFO: Disabling clock on downlink 0
11:08:59:elinks:INFO: Disabling clock on downlink 1
11:08:59:elinks:INFO: Disabling clock on downlink 2
11:08:59:elinks:INFO: Disabling clock on downlink 3
11:09:00:elinks:INFO: Disabling clock on downlink 4
11:09:00:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:09:00:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
11:09:00:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
11:09:00:setup_element:INFO: Scanning clock phase
11:09:00:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:09:00:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:09:00:setup_element:INFO: Clock phase scan results for group 0, downlink 2
11:09:00:setup_element:INFO: Eye window for uplink 16: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Eye window for uplink 17: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Eye window for uplink 18: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Eye window for uplink 19: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Eye window for uplink 20: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
11:09:00:setup_element:INFO: Eye window for uplink 21: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
11:09:00:setup_element:INFO: Eye window for uplink 22: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Eye window for uplink 23: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Eye window for uplink 24: ________________________________________________________________________________
Clock Delay: 40
11:09:00:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________________________
Clock Delay: 40
11:09:00:setup_element:INFO: Eye window for uplink 26: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
11:09:00:setup_element:INFO: Eye window for uplink 27: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
11:09:00:setup_element:INFO: Eye window for uplink 28: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
11:09:00:setup_element:INFO: Eye window for uplink 29: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
11:09:00:setup_element:INFO: Eye window for uplink 30: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Eye window for uplink 31: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
11:09:00:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 2
==============================================OOO==============================================
11:09:00:setup_element:INFO: Scanning data phases
11:09:00:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:09:00:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:09:06:setup_element:INFO: Data phase scan results for group 0, downlink 2
11:09:06:setup_element:INFO: Eye window for uplink 16: XXXX__________________________________XX
Data delay found: 20
11:09:06:setup_element:INFO: Eye window for uplink 17: XX__________________________________XXXX
Data delay found: 18
11:09:06:setup_element:INFO: Eye window for uplink 18: XXXXX_________________________________XX
Data delay found: 21
11:09:06:setup_element:INFO: Eye window for uplink 19: XXX_________________________________XXXX
Data delay found: 19
11:09:06:setup_element:INFO: Eye window for uplink 20: XXX___________________________________XX
Data delay found: 20
11:09:06:setup_element:INFO: Eye window for uplink 21: XX__________________________________XXXX
Data delay found: 18
11:09:06:setup_element:INFO: Eye window for uplink 22: XXXX__________________________________XX
Data delay found: 20
11:09:06:setup_element:INFO: Eye window for uplink 23: XXXXXXX_____________________________XXXX
Data delay found: 21
11:09:06:setup_element:INFO: Eye window for uplink 24: _________XXXXX__________________________
Data delay found: 31
11:09:06:setup_element:INFO: Eye window for uplink 25: ___________XXXXX________________________
Data delay found: 33
11:09:06:setup_element:INFO: Eye window for uplink 26: _______XXXXX____________________________
Data delay found: 29
11:09:06:setup_element:INFO: Eye window for uplink 27: ___________XXXXX________________________
Data delay found: 33
11:09:06:setup_element:INFO: Eye window for uplink 28: ____________XXXXXX______________________
Data delay found: 34
11:09:06:setup_element:INFO: Eye window for uplink 29: _______________XXXXX____________________
Data delay found: 37
11:09:06:setup_element:INFO: Eye window for uplink 30: _________________XXXXXX_________________
Data delay found: 39
11:09:06:setup_element:INFO: Eye window for uplink 31: _________________XXXXXX_________________
Data delay found: 39
11:09:06:setup_element:INFO: Setting the data phase to 20 for uplink 16
11:09:06:setup_element:INFO: Setting the data phase to 18 for uplink 17
11:09:06:setup_element:INFO: Setting the data phase to 21 for uplink 18
11:09:06:setup_element:INFO: Setting the data phase to 19 for uplink 19
11:09:06:setup_element:INFO: Setting the data phase to 20 for uplink 20
11:09:06:setup_element:INFO: Setting the data phase to 18 for uplink 21
11:09:06:setup_element:INFO: Setting the data phase to 20 for uplink 22
11:09:06:setup_element:INFO: Setting the data phase to 21 for uplink 23
11:09:06:setup_element:INFO: Setting the data phase to 31 for uplink 24
11:09:06:setup_element:INFO: Setting the data phase to 33 for uplink 25
11:09:06:setup_element:INFO: Setting the data phase to 29 for uplink 26
11:09:06:setup_element:INFO: Setting the data phase to 33 for uplink 27
11:09:06:setup_element:INFO: Setting the data phase to 34 for uplink 28
11:09:06:setup_element:INFO: Setting the data phase to 37 for uplink 29
11:09:06:setup_element:INFO: Setting the data phase to 39 for uplink 30
11:09:06:setup_element:INFO: Setting the data phase to 39 for uplink 31
==============================================OOO==============================================
11:09:06:setup_element:INFO: Beginning SMX ASICs map scan
11:09:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:09:06:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:09:06:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:09:06:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
11:09:06:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
11:09:06:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
11:09:06:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
11:09:06:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
11:09:06:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
11:09:06:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
11:09:06:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
11:09:06:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
11:09:06:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
11:09:07:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
11:09:07:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
11:09:07:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
11:09:07:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
11:09:07:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
11:09:07:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
11:09:07:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
11:09:07:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
11:09:08:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 32
Window Length: 70
Eye Windows:
Uplink 16: ______________________________________________________________________XXXXXXXX__
Uplink 17: ______________________________________________________________________XXXXXXXX__
Uplink 18: _____________________________________________________________________XXXXXXXXX__
Uplink 19: _____________________________________________________________________XXXXXXXXX__
Uplink 20: ____________________________________________________________________XXXXXXXXX___
Uplink 21: ____________________________________________________________________XXXXXXXXX___
Uplink 22: _____________________________________________________________________XXXXXXXXX__
Uplink 23: _____________________________________________________________________XXXXXXXXX__
Uplink 24: ________________________________________________________________________________
Uplink 25: ________________________________________________________________________________
Uplink 26: ____________________________________________________________________XXXXXXXX____
Uplink 27: ____________________________________________________________________XXXXXXXX____
Uplink 28: ____________________________________________________________________XXXXXXXX____
Uplink 29: ____________________________________________________________________XXXXXXXX____
Uplink 30: ______________________________________________________________________XXXXXXXX__
Uplink 31: ______________________________________________________________________XXXXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 17:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 18:
Optimal Phase: 21
Window Length: 33
Eye Window: XXXXX_________________________________XX
Uplink 19:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 20:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 21:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 22:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 23:
Optimal Phase: 21
Window Length: 29
Eye Window: XXXXXXX_____________________________XXXX
Uplink 24:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 25:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 26:
Optimal Phase: 29
Window Length: 35
Eye Window: _______XXXXX____________________________
Uplink 27:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 28:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 29:
Optimal Phase: 37
Window Length: 35
Eye Window: _______________XXXXX____________________
Uplink 30:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
Uplink 31:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
==============================================OOO==============================================
11:09:08:setup_element:INFO: Performing Elink synchronization
11:09:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:09:08:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:09:08:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:09:08:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
11:09:09:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
11:09:09:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
11:09:09:febtest:INFO: Init all SMX (CSA): 30
11:09:23:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:09:23:febtest:INFO: 23-00 | XA-000-09-004-004-011-004-13 | 28.2 | 1171.5
11:09:23:febtest:INFO: 30-01 | XA-000-09-004-004-012-010-05 | 15.6 | 1195.1
11:09:23:febtest:INFO: 21-02 | XA-000-09-004-004-011-008-13 | 25.1 | 1183.3
11:09:24:febtest:INFO: 28-03 | XA-000-09-004-004-012-009-05 | 18.7 | 1189.2
11:09:24:febtest:INFO: 19-04 | XA-000-09-004-004-012-007-05 | 34.6 | 1153.7
11:09:24:febtest:INFO: 26-05 | XA-000-09-004-004-011-009-13 | 34.6 | 1130.0
11:09:24:febtest:INFO: 17-06 | XA-000-09-004-004-011-007-13 | 31.4 | 1165.6
11:09:25:febtest:INFO: 24-07 | XA-000-09-004-004-012-008-05 | 31.4 | 1141.9
11:09:26:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
11:09:28:ST3_smx:INFO: chip: 23-0 28.225000 C 1183.292940 mV
11:09:28:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:28:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:28:ST3_smx:INFO: Electrons
11:09:28:ST3_smx:INFO: # loops 0
11:09:29:ST3_smx:INFO: # loops 1
11:09:31:ST3_smx:INFO: # loops 2
11:09:32:ST3_smx:INFO: Total # of broken channels: 0
11:09:32:ST3_smx:INFO: List of broken channels: []
11:09:32:ST3_smx:INFO: Total # of broken channels: 0
11:09:32:ST3_smx:INFO: List of broken channels: []
11:09:34:ST3_smx:INFO: chip: 30-1 15.590880 C 1212.728715 mV
11:09:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:34:ST3_smx:INFO: Electrons
11:09:34:ST3_smx:INFO: # loops 0
11:09:36:ST3_smx:INFO: # loops 1
11:09:37:ST3_smx:INFO: # loops 2
11:09:39:ST3_smx:INFO: Total # of broken channels: 1
11:09:39:ST3_smx:INFO: List of broken channels: [53]
11:09:39:ST3_smx:INFO: Total # of broken channels: 1
11:09:39:ST3_smx:INFO: List of broken channels: [53]
11:09:41:ST3_smx:INFO: chip: 21-2 25.062742 C 1195.082160 mV
11:09:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:41:ST3_smx:INFO: Electrons
11:09:41:ST3_smx:INFO: # loops 0
11:09:42:ST3_smx:INFO: # loops 1
11:09:44:ST3_smx:INFO: # loops 2
11:09:45:ST3_smx:INFO: Total # of broken channels: 0
11:09:45:ST3_smx:INFO: List of broken channels: []
11:09:45:ST3_smx:INFO: Total # of broken channels: 0
11:09:45:ST3_smx:INFO: List of broken channels: []
11:09:47:ST3_smx:INFO: chip: 28-3 18.745682 C 1206.851500 mV
11:09:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:47:ST3_smx:INFO: Electrons
11:09:47:ST3_smx:INFO: # loops 0
11:09:49:ST3_smx:INFO: # loops 1
11:09:50:ST3_smx:INFO: # loops 2
11:09:52:ST3_smx:INFO: Total # of broken channels: 3
11:09:52:ST3_smx:INFO: List of broken channels: [67, 115, 127]
11:09:52:ST3_smx:INFO: Total # of broken channels: 3
11:09:52:ST3_smx:INFO: List of broken channels: [67, 115, 127]
11:09:53:ST3_smx:INFO: chip: 19-4 34.556970 C 1165.571835 mV
11:09:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:09:54:ST3_smx:INFO: Electrons
11:09:54:ST3_smx:INFO: # loops 0
11:09:55:ST3_smx:INFO: # loops 1
11:09:57:ST3_smx:INFO: # loops 2
11:09:58:ST3_smx:INFO: Total # of broken channels: 0
11:09:58:ST3_smx:INFO: List of broken channels: []
11:09:58:ST3_smx:INFO: Total # of broken channels: 0
11:09:58:ST3_smx:INFO: List of broken channels: []
11:10:00:ST3_smx:INFO: chip: 26-5 34.556970 C 1147.806000 mV
11:10:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:10:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:10:00:ST3_smx:INFO: Electrons
11:10:00:ST3_smx:INFO: # loops 0
11:10:01:ST3_smx:INFO: # loops 1
11:10:03:ST3_smx:INFO: # loops 2
11:10:04:ST3_smx:INFO: Total # of broken channels: 0
11:10:04:ST3_smx:INFO: List of broken channels: []
11:10:04:ST3_smx:INFO: Total # of broken channels: 0
11:10:04:ST3_smx:INFO: List of broken channels: []
11:10:06:ST3_smx:INFO: chip: 17-6 31.389742 C 1177.390875 mV
11:10:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:10:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:10:06:ST3_smx:INFO: Electrons
11:10:06:ST3_smx:INFO: # loops 0
11:10:08:ST3_smx:INFO: # loops 1
11:10:09:ST3_smx:INFO: # loops 2
11:10:11:ST3_smx:INFO: Total # of broken channels: 0
11:10:11:ST3_smx:INFO: List of broken channels: []
11:10:11:ST3_smx:INFO: Total # of broken channels: 0
11:10:11:ST3_smx:INFO: List of broken channels: []
11:10:12:ST3_smx:INFO: chip: 24-7 31.389742 C 1153.732915 mV
11:10:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:10:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:10:12:ST3_smx:INFO: Electrons
11:10:12:ST3_smx:INFO: # loops 0
11:10:14:ST3_smx:INFO: # loops 1
11:10:15:ST3_smx:INFO: # loops 2
11:10:17:ST3_smx:INFO: Total # of broken channels: 0
11:10:17:ST3_smx:INFO: List of broken channels: []
11:10:17:ST3_smx:INFO: Total # of broken channels: 0
11:10:17:ST3_smx:INFO: List of broken channels: []
11:10:17:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:10:18:febtest:INFO: 23-00 | XA-000-09-004-004-011-004-13 | 28.2 | 1201.0
11:10:18:febtest:INFO: 30-01 | XA-000-09-004-004-012-010-05 | 15.6 | 1230.3
11:10:18:febtest:INFO: 21-02 | XA-000-09-004-004-011-008-13 | 25.1 | 1212.7
11:10:18:febtest:INFO: 28-03 | XA-000-09-004-004-012-009-05 | 18.7 | 1230.3
11:10:18:febtest:INFO: 19-04 | XA-000-09-004-004-012-007-05 | 34.6 | 1183.3
11:10:19:febtest:INFO: 26-05 | XA-000-09-004-004-011-009-13 | 34.6 | 1165.6
11:10:19:febtest:INFO: 17-06 | XA-000-09-004-004-011-007-13 | 34.6 | 1195.1
11:10:19:febtest:INFO: 24-07 | XA-000-09-004-004-012-008-05 | 34.6 | 1177.4
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_10_23-11_08_57
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2260| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9900', '1.848', '2.4600']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0110', '1.850', '2.5680']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9750', '1.850', '0.5280']