Go Back
FEB_2317 19.12.24 08:45:48
TextEdit.txt
08:45:48:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:45:48:ST3_Shared:INFO: FEB-Microcable
08:45:48:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:45:50:ST3_Shared:INFO: STS mode selected
08:45:50:febtest:INFO: Testing FEB with SN 2317
08:45:51:smx_tester:INFO: Scanning setup
08:45:51:elinks:INFO: Disabling clock on downlink 0
08:45:51:elinks:INFO: Disabling clock on downlink 1
08:45:51:elinks:INFO: Disabling clock on downlink 2
08:45:51:elinks:INFO: Disabling clock on downlink 3
08:45:51:elinks:INFO: Disabling clock on downlink 4
08:45:51:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:51:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:45:51:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:51:elinks:INFO: Disabling clock on downlink 0
08:45:51:elinks:INFO: Disabling clock on downlink 1
08:45:51:elinks:INFO: Disabling clock on downlink 2
08:45:51:elinks:INFO: Disabling clock on downlink 3
08:45:51:elinks:INFO: Disabling clock on downlink 4
08:45:51:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:51:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:45:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:52:elinks:INFO: Disabling clock on downlink 0
08:45:52:elinks:INFO: Disabling clock on downlink 1
08:45:52:elinks:INFO: Disabling clock on downlink 2
08:45:52:elinks:INFO: Disabling clock on downlink 3
08:45:52:elinks:INFO: Disabling clock on downlink 4
08:45:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
08:45:52:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
08:45:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:52:elinks:INFO: Disabling clock on downlink 0
08:45:52:elinks:INFO: Disabling clock on downlink 1
08:45:52:elinks:INFO: Disabling clock on downlink 2
08:45:52:elinks:INFO: Disabling clock on downlink 3
08:45:52:elinks:INFO: Disabling clock on downlink 4
08:45:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:45:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:52:elinks:INFO: Disabling clock on downlink 0
08:45:52:elinks:INFO: Disabling clock on downlink 1
08:45:52:elinks:INFO: Disabling clock on downlink 2
08:45:52:elinks:INFO: Disabling clock on downlink 3
08:45:52:elinks:INFO: Disabling clock on downlink 4
08:45:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:45:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
08:45:52:setup_element:INFO: Scanning clock phase
08:45:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:45:52:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:45:52:setup_element:INFO: Clock phase scan results for group 0, downlink 2
08:45:52:setup_element:INFO: Eye window for uplink 24: ________________________________________________________________XXXXXXXXX_______
Clock Delay: 28
08:45:52:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________XXXXXXXXX_______
Clock Delay: 28
08:45:52:setup_element:INFO: Eye window for uplink 26: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
08:45:52:setup_element:INFO: Eye window for uplink 27: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
08:45:52:setup_element:INFO: Eye window for uplink 28: _________________________________________________________________XXXXXXX________
Clock Delay: 28
08:45:52:setup_element:INFO: Eye window for uplink 29: _________________________________________________________________XXXXXXX________
Clock Delay: 28
08:45:52:setup_element:INFO: Eye window for uplink 30: ________________________________________________________________XXXXXXXXXX______
Clock Delay: 28
08:45:52:setup_element:INFO: Eye window for uplink 31: ________________________________________________________________XXXXXXXXXX______
Clock Delay: 28
08:45:52:setup_element:INFO: Setting the clock phase to 28 for group 0, downlink 2
==============================================OOO==============================================
08:45:52:setup_element:INFO: Scanning data phases
08:45:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:45:52:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:45:57:setup_element:INFO: Data phase scan results for group 0, downlink 2
08:45:57:setup_element:INFO: Eye window for uplink 24: ________XXXXXXXX________________________
Data delay found: 31
08:45:57:setup_element:INFO: Eye window for uplink 25: __________XXXXXXXX______________________
Data delay found: 33
08:45:57:setup_element:INFO: Eye window for uplink 26: ______XXXXXXXXX_________________________
Data delay found: 30
08:45:57:setup_element:INFO: Eye window for uplink 27: __________XXXXXXXXX_____________________
Data delay found: 34
08:45:58:setup_element:INFO: Eye window for uplink 28: ___________XXXXXXXXX____________________
Data delay found: 35
08:45:58:setup_element:INFO: Eye window for uplink 29: ______________XXXXXXXXXX________________
Data delay found: 38
08:45:58:setup_element:INFO: Eye window for uplink 30: _____________XXXXXXXXXXX________________
Data delay found: 38
08:45:58:setup_element:INFO: Eye window for uplink 31: ____________XXXXXXXXXXXXX_______________
Data delay found: 38
08:45:58:setup_element:INFO: Setting the data phase to 31 for uplink 24
08:45:58:setup_element:INFO: Setting the data phase to 33 for uplink 25
08:45:58:setup_element:INFO: Setting the data phase to 30 for uplink 26
08:45:58:setup_element:INFO: Setting the data phase to 34 for uplink 27
08:45:58:setup_element:INFO: Setting the data phase to 35 for uplink 28
08:45:58:setup_element:INFO: Setting the data phase to 38 for uplink 29
08:45:58:setup_element:INFO: Setting the data phase to 38 for uplink 30
08:45:58:setup_element:INFO: Setting the data phase to 38 for uplink 31
==============================================OOO==============================================
08:45:58:setup_element:INFO: Beginning SMX ASICs map scan
08:45:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:45:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:45:58:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:45:58:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:45:58:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
08:45:58:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
08:45:58:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
08:45:58:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
08:45:58:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
08:45:58:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
08:45:59:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
08:45:59:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
08:45:59:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
08:46:00:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 28
Window Length: 70
Eye Windows:
Uplink 24: ________________________________________________________________XXXXXXXXX_______
Uplink 25: ________________________________________________________________XXXXXXXXX_______
Uplink 26: _________________________________________________________________XXXXXXXXX______
Uplink 27: _________________________________________________________________XXXXXXXXX______
Uplink 28: _________________________________________________________________XXXXXXX________
Uplink 29: _________________________________________________________________XXXXXXX________
Uplink 30: ________________________________________________________________XXXXXXXXXX______
Uplink 31: ________________________________________________________________XXXXXXXXXX______
Data phase characteristics:
Uplink 24:
Optimal Phase: 31
Window Length: 32
Eye Window: ________XXXXXXXX________________________
Uplink 25:
Optimal Phase: 33
Window Length: 32
Eye Window: __________XXXXXXXX______________________
Uplink 26:
Optimal Phase: 30
Window Length: 31
Eye Window: ______XXXXXXXXX_________________________
Uplink 27:
Optimal Phase: 34
Window Length: 31
Eye Window: __________XXXXXXXXX_____________________
Uplink 28:
Optimal Phase: 35
Window Length: 31
Eye Window: ___________XXXXXXXXX____________________
Uplink 29:
Optimal Phase: 38
Window Length: 30
Eye Window: ______________XXXXXXXXXX________________
Uplink 30:
Optimal Phase: 38
Window Length: 29
Eye Window: _____________XXXXXXXXXXX________________
Uplink 31:
Optimal Phase: 38
Window Length: 27
Eye Window: ____________XXXXXXXXXXXXX_______________
==============================================OOO==============================================
08:46:00:setup_element:INFO: Performing Elink synchronization
08:46:00:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:46:00:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:46:00:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:46:00:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
08:46:00:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
08:46:00:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
08:46:01:febtest:INFO: Init all SMX (CSA): 30
08:46:08:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:46:08:febtest:INFO: 30-01 | XA-000-09-004-012-006-019-02 | 34.6 | 1135.9
08:46:09:febtest:INFO: 28-03 | XA-000-09-004-012-004-021-01 | 21.9 | 1177.4
08:46:09:febtest:INFO: 26-05 | XA-000-09-004-012-005-021-12 | 31.4 | 1147.8
08:46:09:febtest:INFO: 24-07 | XA-000-09-004-012-006-020-02 | 37.7 | 1130.0
08:46:10:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
08:46:12:ST3_smx:INFO: chip: 30-1 34.556970 C 1147.806000 mV
08:46:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:12:ST3_smx:INFO: Electrons
08:46:12:ST3_smx:INFO: # loops 0
08:46:14:ST3_smx:INFO: # loops 1
08:46:16:ST3_smx:INFO: # loops 2
08:46:17:ST3_smx:INFO: Total # of broken channels: 0
08:46:17:ST3_smx:INFO: List of broken channels: []
08:46:17:ST3_smx:INFO: Total # of broken channels: 1
08:46:17:ST3_smx:INFO: List of broken channels: [17]
08:46:19:ST3_smx:INFO: chip: 28-3 21.902970 C 1189.190035 mV
08:46:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:19:ST3_smx:INFO: Electrons
08:46:19:ST3_smx:INFO: # loops 0
08:46:21:ST3_smx:INFO: # loops 1
08:46:22:ST3_smx:INFO: # loops 2
08:46:24:ST3_smx:INFO: Total # of broken channels: 0
08:46:24:ST3_smx:INFO: List of broken channels: []
08:46:24:ST3_smx:INFO: Total # of broken channels: 0
08:46:24:ST3_smx:INFO: List of broken channels: []
08:46:26:ST3_smx:INFO: chip: 26-5 31.389742 C 1159.654860 mV
08:46:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:26:ST3_smx:INFO: Electrons
08:46:26:ST3_smx:INFO: # loops 0
08:46:27:ST3_smx:INFO: # loops 1
08:46:29:ST3_smx:INFO: # loops 2
08:46:31:ST3_smx:INFO: Total # of broken channels: 1
08:46:31:ST3_smx:INFO: List of broken channels: [7]
08:46:31:ST3_smx:INFO: Total # of broken channels: 0
08:46:31:ST3_smx:INFO: List of broken channels: []
08:46:33:ST3_smx:INFO: chip: 24-7 37.726682 C 1141.874115 mV
08:46:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:33:ST3_smx:INFO: Electrons
08:46:33:ST3_smx:INFO: # loops 0
08:46:34:ST3_smx:INFO: # loops 1
08:46:36:ST3_smx:INFO: # loops 2
08:46:38:ST3_smx:INFO: Total # of broken channels: 0
08:46:38:ST3_smx:INFO: List of broken channels: []
08:46:38:ST3_smx:INFO: Total # of broken channels: 0
08:46:38:ST3_smx:INFO: List of broken channels: []
08:46:38:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:46:38:febtest:INFO: 30-01 | XA-000-09-004-012-006-019-02 | 34.6 | 1171.5
08:46:38:febtest:INFO: 28-03 | XA-000-09-004-012-004-021-01 | 21.9 | 1212.7
08:46:39:febtest:INFO: 26-05 | XA-000-09-004-012-005-021-12 | 31.4 | 1177.4
08:46:39:febtest:INFO: 24-07 | XA-000-09-004-012-006-020-02 | 37.7 | 1159.7
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_12_19-08_45_48
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2317| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9209', '1.848', '1.4550']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0060', '1.850', '1.2940']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9900', '1.850', '0.2655']