Go Back
FEB_2321 27.01.25 15:17:16
TextEdit.txt
15:17:16:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:17:16:ST3_Shared:INFO: FEB-Microcable
15:17:16:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:17:16:febtest:INFO: Testing FEB with SN 2321
15:17:17:smx_tester:INFO: Scanning setup
15:17:17:elinks:INFO: Disabling clock on downlink 0
15:17:18:elinks:INFO: Disabling clock on downlink 1
15:17:18:elinks:INFO: Disabling clock on downlink 2
15:17:18:elinks:INFO: Disabling clock on downlink 3
15:17:18:elinks:INFO: Disabling clock on downlink 4
15:17:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:17:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
15:17:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:17:18:elinks:INFO: Disabling clock on downlink 0
15:17:18:elinks:INFO: Disabling clock on downlink 1
15:17:18:elinks:INFO: Disabling clock on downlink 2
15:17:18:elinks:INFO: Disabling clock on downlink 3
15:17:18:elinks:INFO: Disabling clock on downlink 4
15:17:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:17:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:17:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:17:18:elinks:INFO: Disabling clock on downlink 0
15:17:18:elinks:INFO: Disabling clock on downlink 1
15:17:18:elinks:INFO: Disabling clock on downlink 2
15:17:18:elinks:INFO: Disabling clock on downlink 3
15:17:18:elinks:INFO: Disabling clock on downlink 4
15:17:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:17:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
15:17:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
15:17:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:17:18:elinks:INFO: Disabling clock on downlink 0
15:17:18:elinks:INFO: Disabling clock on downlink 1
15:17:18:elinks:INFO: Disabling clock on downlink 2
15:17:18:elinks:INFO: Disabling clock on downlink 3
15:17:18:elinks:INFO: Disabling clock on downlink 4
15:17:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:17:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
15:17:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:17:18:elinks:INFO: Disabling clock on downlink 0
15:17:18:elinks:INFO: Disabling clock on downlink 1
15:17:18:elinks:INFO: Disabling clock on downlink 2
15:17:18:elinks:INFO: Disabling clock on downlink 3
15:17:18:elinks:INFO: Disabling clock on downlink 4
15:17:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:17:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
15:17:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
15:17:18:setup_element:INFO: Scanning clock phase
15:17:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:17:18:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:17:19:setup_element:INFO: Clock phase scan results for group 0, downlink 2
15:17:19:setup_element:INFO: Eye window for uplink 24: _______________________________________________________________XXXXXXXXX________
Clock Delay: 27
15:17:19:setup_element:INFO: Eye window for uplink 25: _______________________________________________________________XXXXXXXXX________
Clock Delay: 27
15:17:19:setup_element:INFO: Eye window for uplink 26: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
15:17:19:setup_element:INFO: Eye window for uplink 27: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
15:17:19:setup_element:INFO: Eye window for uplink 28: ________________________________________________________________XXXXXXXXX_______
Clock Delay: 28
15:17:19:setup_element:INFO: Eye window for uplink 29: ________________________________________________________________XXXXXXXXX_______
Clock Delay: 28
15:17:19:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________XXXXXXXXX________
Clock Delay: 27
15:17:19:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________XXXXXXXXX________
Clock Delay: 27
15:17:19:setup_element:INFO: Setting the clock phase to 28 for group 0, downlink 2
==============================================OOO==============================================
15:17:19:setup_element:INFO: Scanning data phases
15:17:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:17:19:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:17:24:setup_element:INFO: Data phase scan results for group 0, downlink 2
15:17:24:setup_element:INFO: Eye window for uplink 24: _______XXXXXXX__________________________
Data delay found: 30
15:17:24:setup_element:INFO: Eye window for uplink 25: _________XXXXXXX________________________
Data delay found: 32
15:17:24:setup_element:INFO: Eye window for uplink 26: _________XXXXXXXXX______________________
Data delay found: 33
15:17:24:setup_element:INFO: Eye window for uplink 27: ____________XXXXXXXXX___________________
Data delay found: 36
15:17:24:setup_element:INFO: Eye window for uplink 28: ______________XXXXXXX___________________
Data delay found: 37
15:17:24:setup_element:INFO: Eye window for uplink 29: ________________XXXXXXXX________________
Data delay found: 39
15:17:24:setup_element:INFO: Eye window for uplink 30: ___________XXXXXXXXXX___________________
Data delay found: 35
15:17:24:setup_element:INFO: Eye window for uplink 31: ___________XXXXXXXXXXXX_________________
Data delay found: 36
15:17:24:setup_element:INFO: Setting the data phase to 30 for uplink 24
15:17:24:setup_element:INFO: Setting the data phase to 32 for uplink 25
15:17:24:setup_element:INFO: Setting the data phase to 33 for uplink 26
15:17:24:setup_element:INFO: Setting the data phase to 36 for uplink 27
15:17:24:setup_element:INFO: Setting the data phase to 37 for uplink 28
15:17:24:setup_element:INFO: Setting the data phase to 39 for uplink 29
15:17:24:setup_element:INFO: Setting the data phase to 35 for uplink 30
15:17:24:setup_element:INFO: Setting the data phase to 36 for uplink 31
==============================================OOO==============================================
15:17:24:setup_element:INFO: Beginning SMX ASICs map scan
15:17:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:17:24:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:17:24:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:17:24:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
15:17:24:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
15:17:24:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
15:17:24:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
15:17:24:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
15:17:24:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
15:17:25:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
15:17:25:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
15:17:25:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
15:17:25:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
15:17:26:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 28
Window Length: 69
Eye Windows:
Uplink 24: _______________________________________________________________XXXXXXXXX________
Uplink 25: _______________________________________________________________XXXXXXXXX________
Uplink 26: _________________________________________________________________XXXXXXXXX______
Uplink 27: _________________________________________________________________XXXXXXXXX______
Uplink 28: ________________________________________________________________XXXXXXXXX_______
Uplink 29: ________________________________________________________________XXXXXXXXX_______
Uplink 30: _______________________________________________________________XXXXXXXXX________
Uplink 31: _______________________________________________________________XXXXXXXXX________
Data phase characteristics:
Uplink 24:
Optimal Phase: 30
Window Length: 33
Eye Window: _______XXXXXXX__________________________
Uplink 25:
Optimal Phase: 32
Window Length: 33
Eye Window: _________XXXXXXX________________________
Uplink 26:
Optimal Phase: 33
Window Length: 31
Eye Window: _________XXXXXXXXX______________________
Uplink 27:
Optimal Phase: 36
Window Length: 31
Eye Window: ____________XXXXXXXXX___________________
Uplink 28:
Optimal Phase: 37
Window Length: 33
Eye Window: ______________XXXXXXX___________________
Uplink 29:
Optimal Phase: 39
Window Length: 32
Eye Window: ________________XXXXXXXX________________
Uplink 30:
Optimal Phase: 35
Window Length: 30
Eye Window: ___________XXXXXXXXXX___________________
Uplink 31:
Optimal Phase: 36
Window Length: 28
Eye Window: ___________XXXXXXXXXXXX_________________
==============================================OOO==============================================
15:17:26:setup_element:INFO: Performing Elink synchronization
15:17:26:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:17:26:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:17:26:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:17:26:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
15:17:26:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
15:17:26:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
15:17:27:febtest:INFO: Init all SMX (CSA): 30
15:17:34:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:17:35:febtest:INFO: 30-01 | XA-000-09-004-007-009-024-08 | 34.6 | 1171.5
15:17:35:febtest:INFO: 28-03 | XA-000-09-004-007-007-025-01 | 31.4 | 1177.4
15:17:35:febtest:INFO: 26-05 | XA-000-09-004-007-009-025-08 | 37.7 | 1153.7
15:17:35:febtest:INFO: 24-07 | XA-000-09-004-007-008-024-05 | 40.9 | 1147.8
15:17:36:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
15:17:38:ST3_smx:INFO: chip: 30-1 34.556970 C 1183.292940 mV
15:17:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:38:ST3_smx:INFO: Electrons
15:17:38:ST3_smx:INFO: # loops 0
15:17:40:ST3_smx:INFO: # loops 1
15:17:41:ST3_smx:INFO: # loops 2
15:17:43:ST3_smx:INFO: Total # of broken channels: 0
15:17:43:ST3_smx:INFO: List of broken channels: []
15:17:43:ST3_smx:INFO: Total # of broken channels: 0
15:17:43:ST3_smx:INFO: List of broken channels: []
15:17:45:ST3_smx:INFO: chip: 28-3 31.389742 C 1195.082160 mV
15:17:45:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:45:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:45:ST3_smx:INFO: Electrons
15:17:45:ST3_smx:INFO: # loops 0
15:17:46:ST3_smx:INFO: # loops 1
15:17:48:ST3_smx:INFO: # loops 2
15:17:50:ST3_smx:INFO: Total # of broken channels: 0
15:17:50:ST3_smx:INFO: List of broken channels: []
15:17:50:ST3_smx:INFO: Total # of broken channels: 0
15:17:50:ST3_smx:INFO: List of broken channels: []
15:17:51:ST3_smx:INFO: chip: 26-5 37.726682 C 1165.571835 mV
15:17:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:51:ST3_smx:INFO: Electrons
15:17:51:ST3_smx:INFO: # loops 0
15:17:53:ST3_smx:INFO: # loops 1
15:17:55:ST3_smx:INFO: # loops 2
15:17:56:ST3_smx:INFO: Total # of broken channels: 0
15:17:56:ST3_smx:INFO: List of broken channels: []
15:17:56:ST3_smx:INFO: Total # of broken channels: 0
15:17:56:ST3_smx:INFO: List of broken channels: []
15:17:58:ST3_smx:INFO: chip: 24-7 40.898880 C 1153.732915 mV
15:17:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:17:58:ST3_smx:INFO: Electrons
15:17:58:ST3_smx:INFO: # loops 0
15:18:00:ST3_smx:INFO: # loops 1
15:18:01:ST3_smx:INFO: # loops 2
15:18:03:ST3_smx:INFO: Total # of broken channels: 0
15:18:03:ST3_smx:INFO: List of broken channels: []
15:18:03:ST3_smx:INFO: Total # of broken channels: 0
15:18:03:ST3_smx:INFO: List of broken channels: []
15:18:03:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:18:04:febtest:INFO: 30-01 | XA-000-09-004-007-009-024-08 | 31.4 | 1212.7
15:18:04:febtest:INFO: 28-03 | XA-000-09-004-007-007-025-01 | 31.4 | 1218.6
15:18:04:febtest:INFO: 26-05 | XA-000-09-004-007-009-025-08 | 37.7 | 1183.3
15:18:04:febtest:INFO: 24-07 | XA-000-09-004-007-008-024-05 | 44.1 | 1177.4
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_01_27-15_17_16
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2321| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.7314', '1.848', '1.3090']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9882', '1.850', '1.3180']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9914', '1.850', '0.2643']