Go Back
FEB_2323 23.01.25 10:04:51
TextEdit.txt
10:04:51:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:04:51:ST3_Shared:INFO: FEB-Microcable
10:04:51:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:04:51:febtest:INFO: Testing FEB with SN 2323
10:04:53:smx_tester:INFO: Scanning setup
10:04:53:elinks:INFO: Disabling clock on downlink 0
10:04:53:elinks:INFO: Disabling clock on downlink 1
10:04:53:elinks:INFO: Disabling clock on downlink 2
10:04:53:elinks:INFO: Disabling clock on downlink 3
10:04:53:elinks:INFO: Disabling clock on downlink 4
10:04:53:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:04:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:04:53:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:04:53:elinks:INFO: Disabling clock on downlink 0
10:04:53:elinks:INFO: Disabling clock on downlink 1
10:04:53:elinks:INFO: Disabling clock on downlink 2
10:04:53:elinks:INFO: Disabling clock on downlink 3
10:04:53:elinks:INFO: Disabling clock on downlink 4
10:04:53:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:04:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:04:53:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:04:53:elinks:INFO: Disabling clock on downlink 0
10:04:53:elinks:INFO: Disabling clock on downlink 1
10:04:53:elinks:INFO: Disabling clock on downlink 2
10:04:53:elinks:INFO: Disabling clock on downlink 3
10:04:53:elinks:INFO: Disabling clock on downlink 4
10:04:53:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:04:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
10:04:53:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
10:04:53:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:04:53:elinks:INFO: Disabling clock on downlink 0
10:04:53:elinks:INFO: Disabling clock on downlink 1
10:04:53:elinks:INFO: Disabling clock on downlink 2
10:04:53:elinks:INFO: Disabling clock on downlink 3
10:04:53:elinks:INFO: Disabling clock on downlink 4
10:04:53:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:04:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:04:53:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:04:53:elinks:INFO: Disabling clock on downlink 0
10:04:53:elinks:INFO: Disabling clock on downlink 1
10:04:53:elinks:INFO: Disabling clock on downlink 2
10:04:53:elinks:INFO: Disabling clock on downlink 3
10:04:53:elinks:INFO: Disabling clock on downlink 4
10:04:53:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:04:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:04:53:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
10:04:53:setup_element:INFO: Scanning clock phase
10:04:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:04:53:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:04:54:setup_element:INFO: Clock phase scan results for group 0, downlink 2
10:04:54:setup_element:INFO: Eye window for uplink 24: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:04:54:setup_element:INFO: Eye window for uplink 25: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:04:54:setup_element:INFO: Eye window for uplink 26: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
10:04:54:setup_element:INFO: Eye window for uplink 27: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
10:04:54:setup_element:INFO: Eye window for uplink 28: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
10:04:54:setup_element:INFO: Eye window for uplink 29: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
10:04:54:setup_element:INFO: Eye window for uplink 30: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
10:04:54:setup_element:INFO: Eye window for uplink 31: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
10:04:54:setup_element:INFO: Setting the clock phase to 30 for group 0, downlink 2
==============================================OOO==============================================
10:04:54:setup_element:INFO: Scanning data phases
10:04:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:04:54:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:04:59:setup_element:INFO: Data phase scan results for group 0, downlink 2
10:04:59:setup_element:INFO: Eye window for uplink 24: _______XXXXXX___________________________
Data delay found: 29
10:04:59:setup_element:INFO: Eye window for uplink 25: _________XXXXX__________________________
Data delay found: 31
10:04:59:setup_element:INFO: Eye window for uplink 26: __________XXXXX_________________________
Data delay found: 32
10:04:59:setup_element:INFO: Eye window for uplink 27: _____________XXXXXX_____________________
Data delay found: 35
10:04:59:setup_element:INFO: Eye window for uplink 28: ______________XXXXX_____________________
Data delay found: 36
10:04:59:setup_element:INFO: Eye window for uplink 29: ________________XXXXXX__________________
Data delay found: 38
10:04:59:setup_element:INFO: Eye window for uplink 30: _______________XXXXXX___________________
Data delay found: 37
10:04:59:setup_element:INFO: Eye window for uplink 31: _______________XXXXXXXX_________________
Data delay found: 38
10:04:59:setup_element:INFO: Setting the data phase to 29 for uplink 24
10:04:59:setup_element:INFO: Setting the data phase to 31 for uplink 25
10:04:59:setup_element:INFO: Setting the data phase to 32 for uplink 26
10:04:59:setup_element:INFO: Setting the data phase to 35 for uplink 27
10:04:59:setup_element:INFO: Setting the data phase to 36 for uplink 28
10:04:59:setup_element:INFO: Setting the data phase to 38 for uplink 29
10:04:59:setup_element:INFO: Setting the data phase to 37 for uplink 30
10:04:59:setup_element:INFO: Setting the data phase to 38 for uplink 31
==============================================OOO==============================================
10:04:59:setup_element:INFO: Beginning SMX ASICs map scan
10:04:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:04:59:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:04:59:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:04:59:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:04:59:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
10:04:59:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
10:04:59:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
10:04:59:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
10:04:59:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
10:05:00:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
10:05:00:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
10:05:00:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
10:05:00:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
10:05:01:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 30
Window Length: 70
Eye Windows:
Uplink 24: __________________________________________________________________XXXXXXXX______
Uplink 25: __________________________________________________________________XXXXXXXX______
Uplink 26: ___________________________________________________________________XXXXXXXXX____
Uplink 27: ___________________________________________________________________XXXXXXXXX____
Uplink 28: ___________________________________________________________________XXXXXXXXX____
Uplink 29: ___________________________________________________________________XXXXXXXXX____
Uplink 30: ____________________________________________________________________XXXXXXX_____
Uplink 31: ____________________________________________________________________XXXXXXX_____
Data phase characteristics:
Uplink 24:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 25:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 26:
Optimal Phase: 32
Window Length: 35
Eye Window: __________XXXXX_________________________
Uplink 27:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 28:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 29:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 30:
Optimal Phase: 37
Window Length: 34
Eye Window: _______________XXXXXX___________________
Uplink 31:
Optimal Phase: 38
Window Length: 32
Eye Window: _______________XXXXXXXX_________________
==============================================OOO==============================================
10:05:01:setup_element:INFO: Performing Elink synchronization
10:05:01:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:05:01:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:05:01:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:05:01:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
10:05:01:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
10:05:01:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
10:05:02:febtest:INFO: Init all SMX (CSA): 30
10:05:10:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:05:10:febtest:INFO: 30-01 | XA-000-09-004-006-010-016-14 | 50.4 | 1100.2
10:05:10:febtest:INFO: 28-03 | XA-000-09-004-006-011-016-03 | 37.7 | 1135.9
10:05:10:febtest:INFO: 26-05 | XA-000-09-004-006-012-020-11 | 37.7 | 1141.9
10:05:11:febtest:INFO: 24-07 | XA-000-09-004-006-012-012-12 | 40.9 | 1124.0
10:05:12:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
10:05:14:ST3_smx:INFO: chip: 30-1 50.430383 C 1106.178435 mV
10:05:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:14:ST3_smx:INFO: Electrons
10:05:14:ST3_smx:INFO: # loops 0
10:05:15:ST3_smx:INFO: # loops 1
10:05:17:ST3_smx:INFO: # loops 2
10:05:19:ST3_smx:INFO: Total # of broken channels: 0
10:05:19:ST3_smx:INFO: List of broken channels: []
10:05:19:ST3_smx:INFO: Total # of broken channels: 0
10:05:19:ST3_smx:INFO: List of broken channels: []
10:05:20:ST3_smx:INFO: chip: 28-3 37.726682 C 1147.806000 mV
10:05:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:20:ST3_smx:INFO: Electrons
10:05:20:ST3_smx:INFO: # loops 0
10:05:22:ST3_smx:INFO: # loops 1
10:05:24:ST3_smx:INFO: # loops 2
10:05:26:ST3_smx:INFO: Total # of broken channels: 0
10:05:26:ST3_smx:INFO: List of broken channels: []
10:05:26:ST3_smx:INFO: Total # of broken channels: 0
10:05:26:ST3_smx:INFO: List of broken channels: []
10:05:27:ST3_smx:INFO: chip: 26-5 37.726682 C 1153.732915 mV
10:05:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:27:ST3_smx:INFO: Electrons
10:05:27:ST3_smx:INFO: # loops 0
10:05:29:ST3_smx:INFO: # loops 1
10:05:31:ST3_smx:INFO: # loops 2
10:05:32:ST3_smx:INFO: Total # of broken channels: 0
10:05:32:ST3_smx:INFO: List of broken channels: []
10:05:32:ST3_smx:INFO: Total # of broken channels: 0
10:05:32:ST3_smx:INFO: List of broken channels: []
10:05:34:ST3_smx:INFO: chip: 24-7 44.073563 C 1129.995435 mV
10:05:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:05:34:ST3_smx:INFO: Electrons
10:05:34:ST3_smx:INFO: # loops 0
10:05:36:ST3_smx:INFO: # loops 1
10:05:37:ST3_smx:INFO: # loops 2
10:05:39:ST3_smx:INFO: Total # of broken channels: 0
10:05:39:ST3_smx:INFO: List of broken channels: []
10:05:39:ST3_smx:INFO: Total # of broken channels: 0
10:05:39:ST3_smx:INFO: List of broken channels: []
10:05:40:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:05:40:febtest:INFO: 30-01 | XA-000-09-004-006-010-016-14 | 50.4 | 1135.9
10:05:40:febtest:INFO: 28-03 | XA-000-09-004-006-011-016-03 | 37.7 | 1165.6
10:05:40:febtest:INFO: 26-05 | XA-000-09-004-006-012-020-11 | 37.7 | 1171.5
10:05:40:febtest:INFO: 24-07 | XA-000-09-004-006-012-012-12 | 44.1 | 1153.7
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_01_23-10_04_51
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2323| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.8177', '1.848', '1.4240']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0340', '1.850', '1.2720']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0100', '1.850', '0.2693']