Go Back
FEB_2333 30.01.25 10:58:42
TextEdit.txt
10:58:42:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:58:42:ST3_Shared:INFO: FEB-Microcable
10:58:42:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:58:42:febtest:INFO: Testing FEB with SN 2333
10:58:44:smx_tester:INFO: Scanning setup
10:58:44:elinks:INFO: Disabling clock on downlink 0
10:58:44:elinks:INFO: Disabling clock on downlink 1
10:58:44:elinks:INFO: Disabling clock on downlink 2
10:58:44:elinks:INFO: Disabling clock on downlink 3
10:58:44:elinks:INFO: Disabling clock on downlink 4
10:58:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:58:44:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:44:elinks:INFO: Disabling clock on downlink 0
10:58:44:elinks:INFO: Disabling clock on downlink 1
10:58:44:elinks:INFO: Disabling clock on downlink 2
10:58:44:elinks:INFO: Disabling clock on downlink 3
10:58:44:elinks:INFO: Disabling clock on downlink 4
10:58:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:58:44:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:44:elinks:INFO: Disabling clock on downlink 0
10:58:44:elinks:INFO: Disabling clock on downlink 1
10:58:44:elinks:INFO: Disabling clock on downlink 2
10:58:44:elinks:INFO: Disabling clock on downlink 3
10:58:44:elinks:INFO: Disabling clock on downlink 4
10:58:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
10:58:44:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
10:58:44:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:44:elinks:INFO: Disabling clock on downlink 0
10:58:44:elinks:INFO: Disabling clock on downlink 1
10:58:44:elinks:INFO: Disabling clock on downlink 2
10:58:44:elinks:INFO: Disabling clock on downlink 3
10:58:44:elinks:INFO: Disabling clock on downlink 4
10:58:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:58:45:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:58:45:elinks:INFO: Disabling clock on downlink 0
10:58:45:elinks:INFO: Disabling clock on downlink 1
10:58:45:elinks:INFO: Disabling clock on downlink 2
10:58:45:elinks:INFO: Disabling clock on downlink 3
10:58:45:elinks:INFO: Disabling clock on downlink 4
10:58:45:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:58:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:58:45:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
10:58:45:setup_element:INFO: Scanning clock phase
10:58:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:58:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:58:45:setup_element:INFO: Clock phase scan results for group 0, downlink 2
10:58:45:setup_element:INFO: Eye window for uplink 16: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 17: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 18: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 19: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 20: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 21: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 22: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 23: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 24: ________________________________________________________________XXXXXXXXX_______
Clock Delay: 28
10:58:45:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________XXXXXXXXX_______
Clock Delay: 28
10:58:45:setup_element:INFO: Eye window for uplink 26: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
10:58:45:setup_element:INFO: Eye window for uplink 27: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
10:58:45:setup_element:INFO: Eye window for uplink 28: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 29: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:58:45:setup_element:INFO: Eye window for uplink 30: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:58:45:setup_element:INFO: Eye window for uplink 31: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
10:58:45:setup_element:INFO: Setting the clock phase to 30 for group 0, downlink 2
==============================================OOO==============================================
10:58:45:setup_element:INFO: Scanning data phases
10:58:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:58:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:58:50:setup_element:INFO: Data phase scan results for group 0, downlink 2
10:58:50:setup_element:INFO: Eye window for uplink 16: XXXX________________________________XXXX
Data delay found: 19
10:58:50:setup_element:INFO: Eye window for uplink 17: XX_______________________________XXXXXXX
Data delay found: 17
10:58:50:setup_element:INFO: Eye window for uplink 18: XXX_________________________________XXXX
Data delay found: 19
10:58:50:setup_element:INFO: Eye window for uplink 19: XX_______________________________XXXXXXX
Data delay found: 17
10:58:50:setup_element:INFO: Eye window for uplink 20: XXXX_________________________________XXX
Data delay found: 20
10:58:50:setup_element:INFO: Eye window for uplink 21: XXX__________________________________XXX
Data delay found: 19
10:58:50:setup_element:INFO: Eye window for uplink 22: XXXXX________________________________XXX
Data delay found: 20
10:58:50:setup_element:INFO: Eye window for uplink 23: XXXXXX_____________________________XXXXX
Data delay found: 20
10:58:50:setup_element:INFO: Eye window for uplink 24: ____XXXXXXXX____________________________
Data delay found: 27
10:58:50:setup_element:INFO: Eye window for uplink 25: ____X_XXXXXXXX__________________________
Data delay found: 28
10:58:50:setup_element:INFO: Eye window for uplink 26: __________XXXXXXXXX_____________________
Data delay found: 34
10:58:50:setup_element:INFO: Eye window for uplink 27: _____________XXXXXXXXXX_________________
Data delay found: 37
10:58:50:setup_element:INFO: Eye window for uplink 28: ______________XXXXXXXX__________________
Data delay found: 37
10:58:50:setup_element:INFO: Eye window for uplink 29: _______________XXXXXXXX_X_______________
Data delay found: 39
10:58:50:setup_element:INFO: Eye window for uplink 30: _______________XXXXXXXXXXX______________
Data delay found: 0
10:58:50:setup_element:INFO: Eye window for uplink 31: ______________XXXXXXXXXXXXX_____________
Data delay found: 0
10:58:50:setup_element:INFO: Setting the data phase to 19 for uplink 16
10:58:50:setup_element:INFO: Setting the data phase to 17 for uplink 17
10:58:50:setup_element:INFO: Setting the data phase to 19 for uplink 18
10:58:50:setup_element:INFO: Setting the data phase to 17 for uplink 19
10:58:50:setup_element:INFO: Setting the data phase to 20 for uplink 20
10:58:50:setup_element:INFO: Setting the data phase to 19 for uplink 21
10:58:50:setup_element:INFO: Setting the data phase to 20 for uplink 22
10:58:50:setup_element:INFO: Setting the data phase to 20 for uplink 23
10:58:50:setup_element:INFO: Setting the data phase to 27 for uplink 24
10:58:50:setup_element:INFO: Setting the data phase to 28 for uplink 25
10:58:50:setup_element:INFO: Setting the data phase to 34 for uplink 26
10:58:50:setup_element:INFO: Setting the data phase to 37 for uplink 27
10:58:50:setup_element:INFO: Setting the data phase to 37 for uplink 28
10:58:51:setup_element:INFO: Setting the data phase to 39 for uplink 29
10:58:51:setup_element:INFO: Setting the data phase to 0 for uplink 30
10:58:51:setup_element:INFO: Setting the data phase to 0 for uplink 31
==============================================OOO==============================================
10:58:51:setup_element:INFO: Beginning SMX ASICs map scan
10:58:51:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:58:51:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:58:51:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:58:51:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:58:51:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
10:58:51:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
10:58:51:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
10:58:51:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
10:58:51:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
10:58:51:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
10:58:51:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
10:58:51:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
10:58:51:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
10:58:51:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
10:58:51:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
10:58:51:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
10:58:52:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
10:58:52:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
10:58:52:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
10:58:52:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
10:58:52:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
10:58:53:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 30
Window Length: 67
Eye Windows:
Uplink 16: __________________________________________________________________XXXXXXXX______
Uplink 17: __________________________________________________________________XXXXXXXX______
Uplink 18: _________________________________________________________________XXXXXXXXX______
Uplink 19: _________________________________________________________________XXXXXXXXX______
Uplink 20: _________________________________________________________________XXXXXXXXX______
Uplink 21: _________________________________________________________________XXXXXXXXX______
Uplink 22: _________________________________________________________________XXXXXXXXX______
Uplink 23: _________________________________________________________________XXXXXXXXX______
Uplink 24: ________________________________________________________________XXXXXXXXX_______
Uplink 25: ________________________________________________________________XXXXXXXXX_______
Uplink 26: ____________________________________________________________________XXXXXXX_____
Uplink 27: ____________________________________________________________________XXXXXXX_____
Uplink 28: _________________________________________________________________XXXXXXXXX______
Uplink 29: _________________________________________________________________XXXXXXXXX______
Uplink 30: _____________________________________________________________________XXXXXXXX___
Uplink 31: _____________________________________________________________________XXXXXXXX___
Data phase characteristics:
Uplink 16:
Optimal Phase: 19
Window Length: 32
Eye Window: XXXX________________________________XXXX
Uplink 17:
Optimal Phase: 17
Window Length: 31
Eye Window: XX_______________________________XXXXXXX
Uplink 18:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 19:
Optimal Phase: 17
Window Length: 31
Eye Window: XX_______________________________XXXXXXX
Uplink 20:
Optimal Phase: 20
Window Length: 33
Eye Window: XXXX_________________________________XXX
Uplink 21:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 22:
Optimal Phase: 20
Window Length: 32
Eye Window: XXXXX________________________________XXX
Uplink 23:
Optimal Phase: 20
Window Length: 29
Eye Window: XXXXXX_____________________________XXXXX
Uplink 24:
Optimal Phase: 27
Window Length: 32
Eye Window: ____XXXXXXXX____________________________
Uplink 25:
Optimal Phase: 28
Window Length: 30
Eye Window: ____X_XXXXXXXX__________________________
Uplink 26:
Optimal Phase: 34
Window Length: 31
Eye Window: __________XXXXXXXXX_____________________
Uplink 27:
Optimal Phase: 37
Window Length: 30
Eye Window: _____________XXXXXXXXXX_________________
Uplink 28:
Optimal Phase: 37
Window Length: 32
Eye Window: ______________XXXXXXXX__________________
Uplink 29:
Optimal Phase: 39
Window Length: 30
Eye Window: _______________XXXXXXXX_X_______________
Uplink 30:
Optimal Phase: 0
Window Length: 29
Eye Window: _______________XXXXXXXXXXX______________
Uplink 31:
Optimal Phase: 0
Window Length: 27
Eye Window: ______________XXXXXXXXXXXXX_____________
==============================================OOO==============================================
10:58:53:setup_element:INFO: Performing Elink synchronization
10:58:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:58:53:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:58:53:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:58:53:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
10:58:53:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
10:58:53:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
10:58:54:febtest:INFO: Init all SMX (CSA): 30
10:59:09:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:59:09:febtest:INFO: 23-00 | XA-000-09-004-007-016-017-05 | 21.9 | 1212.7
10:59:09:febtest:INFO: 30-01 | XA-000-09-004-007-008-026-05 | 28.2 | 1183.3
10:59:10:febtest:INFO: 21-02 | XA-000-09-004-007-009-026-08 | 31.4 | 1189.2
10:59:10:febtest:INFO: 28-03 | XA-000-09-004-007-016-016-05 | 21.9 | 1206.9
10:59:10:febtest:INFO: 19-04 | XA-000-09-004-007-008-027-05 | 31.4 | 1183.3
10:59:10:febtest:INFO: 26-05 | XA-000-09-004-007-018-014-01 | 28.2 | 1183.3
10:59:10:febtest:INFO: 17-06 | XA-000-09-004-007-018-018-06 | 21.9 | 1224.5
10:59:11:febtest:INFO: 24-07 | XA-000-09-004-007-016-018-05 | 15.6 | 1224.5
10:59:12:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
10:59:14:ST3_smx:INFO: chip: 23-0 21.902970 C 1224.468235 mV
10:59:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:14:ST3_smx:INFO: Electrons
10:59:14:ST3_smx:INFO: # loops 0
10:59:15:ST3_smx:INFO: # loops 1
10:59:17:ST3_smx:INFO: # loops 2
10:59:19:ST3_smx:INFO: Total # of broken channels: 1
10:59:19:ST3_smx:INFO: List of broken channels: [75]
10:59:19:ST3_smx:INFO: Total # of broken channels: 2
10:59:19:ST3_smx:INFO: List of broken channels: [75, 124]
10:59:21:ST3_smx:INFO: chip: 30-1 28.225000 C 1195.082160 mV
10:59:21:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:21:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:21:ST3_smx:INFO: Electrons
10:59:21:ST3_smx:INFO: # loops 0
10:59:22:ST3_smx:INFO: # loops 1
10:59:24:ST3_smx:INFO: # loops 2
10:59:26:ST3_smx:INFO: Total # of broken channels: 0
10:59:26:ST3_smx:INFO: List of broken channels: []
10:59:26:ST3_smx:INFO: Total # of broken channels: 0
10:59:26:ST3_smx:INFO: List of broken channels: []
10:59:27:ST3_smx:INFO: chip: 21-2 28.225000 C 1200.969315 mV
10:59:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:27:ST3_smx:INFO: Electrons
10:59:27:ST3_smx:INFO: # loops 0
10:59:29:ST3_smx:INFO: # loops 1
10:59:31:ST3_smx:INFO: # loops 2
10:59:33:ST3_smx:INFO: Total # of broken channels: 0
10:59:33:ST3_smx:INFO: List of broken channels: []
10:59:33:ST3_smx:INFO: Total # of broken channels: 0
10:59:33:ST3_smx:INFO: List of broken channels: []
10:59:34:ST3_smx:INFO: chip: 28-3 21.902970 C 1212.728715 mV
10:59:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:34:ST3_smx:INFO: Electrons
10:59:34:ST3_smx:INFO: # loops 0
10:59:37:ST3_smx:INFO: # loops 1
10:59:40:ST3_smx:INFO: # loops 2
10:59:42:ST3_smx:INFO: Total # of broken channels: 0
10:59:42:ST3_smx:INFO: List of broken channels: []
10:59:42:ST3_smx:INFO: Total # of broken channels: 1
10:59:42:ST3_smx:INFO: List of broken channels: [79]
10:59:43:ST3_smx:INFO: chip: 19-4 31.389742 C 1189.190035 mV
10:59:43:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:43:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:43:ST3_smx:INFO: Electrons
10:59:43:ST3_smx:INFO: # loops 0
10:59:45:ST3_smx:INFO: # loops 1
10:59:47:ST3_smx:INFO: # loops 2
10:59:49:ST3_smx:INFO: Total # of broken channels: 0
10:59:49:ST3_smx:INFO: List of broken channels: []
10:59:49:ST3_smx:INFO: Total # of broken channels: 0
10:59:49:ST3_smx:INFO: List of broken channels: []
10:59:51:ST3_smx:INFO: chip: 26-5 28.225000 C 1189.190035 mV
10:59:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:51:ST3_smx:INFO: Electrons
10:59:51:ST3_smx:INFO: # loops 0
10:59:53:ST3_smx:INFO: # loops 1
10:59:55:ST3_smx:INFO: # loops 2
10:59:57:ST3_smx:INFO: Total # of broken channels: 0
10:59:57:ST3_smx:INFO: List of broken channels: []
10:59:57:ST3_smx:INFO: Total # of broken channels: 3
10:59:57:ST3_smx:INFO: List of broken channels: [27, 79, 93]
10:59:58:ST3_smx:INFO: chip: 17-6 21.902970 C 1224.468235 mV
10:59:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:59:58:ST3_smx:INFO: Electrons
10:59:58:ST3_smx:INFO: # loops 0
11:00:00:ST3_smx:INFO: # loops 1
11:00:02:ST3_smx:INFO: # loops 2
11:00:04:ST3_smx:INFO: Total # of broken channels: 4
11:00:04:ST3_smx:INFO: List of broken channels: [49, 115, 119, 127]
11:00:04:ST3_smx:INFO: Total # of broken channels: 4
11:00:04:ST3_smx:INFO: List of broken channels: [95, 115, 119, 127]
11:00:06:ST3_smx:INFO: chip: 24-7 18.745682 C 1230.330540 mV
11:00:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:00:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:00:06:ST3_smx:INFO: Electrons
11:00:06:ST3_smx:INFO: # loops 0
11:00:08:ST3_smx:INFO: # loops 1
11:00:09:ST3_smx:INFO: # loops 2
11:00:11:ST3_smx:INFO: Total # of broken channels: 1
11:00:11:ST3_smx:INFO: List of broken channels: [23]
11:00:11:ST3_smx:INFO: Total # of broken channels: 1
11:00:11:ST3_smx:INFO: List of broken channels: [23]
11:00:12:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:00:12:febtest:INFO: 23-00 | XA-000-09-004-007-016-017-05 | 21.9 | 1242.0
11:00:12:febtest:INFO: 30-01 | XA-000-09-004-007-008-026-05 | 28.2 | 1218.6
11:00:12:febtest:INFO: 21-02 | XA-000-09-004-007-009-026-08 | 31.4 | 1218.6
11:00:13:febtest:INFO: 28-03 | XA-000-09-004-007-016-016-05 | 21.9 | 1236.2
11:00:13:febtest:INFO: 19-04 | XA-000-09-004-007-008-027-05 | 31.4 | 1212.7
11:00:13:febtest:INFO: 26-05 | XA-000-09-004-007-018-014-01 | 28.2 | 1212.7
11:00:13:febtest:INFO: 17-06 | XA-000-09-004-007-018-018-06 | 21.9 | 1253.7
11:00:13:febtest:INFO: 24-07 | XA-000-09-004-007-016-018-05 | 21.9 | 1253.7
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_01_30-10_58_42
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2333| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.8570', '1.848', '2.1640']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9380', '1.850', '2.5010']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.8960', '1.850', '0.5101']