DTL-STS tests database

FEB_2344 13.02.25 07:49:21

link:
...SMX_0.root
link:
...SMX_2.root
link:
...SMX_4.root
link:
...SMX_6.root
link: XA-000-09-004-010-011-014-00
...SMX_1.root
link: XA-000-09-004-010-005-016-14
...SMX_3.root
link: XA-000-09-004-010-008-016-09
...SMX_5.root
link: XA-000-09-004-010-014-014-11
...SMX_7.root
link: XA-000-09-004-010-014-014-11
...VddmCSAstatus.root
TextEdit.txt
            07:49:21:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:49:21:ST3_Shared:INFO:	                       FEB-Microcable                       
07:49:21:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:49:21:febtest:INFO:	Testing FEB with SN 2344
07:49:22:smx_tester:INFO:	Scanning setup
07:49:22:elinks:INFO:	Disabling clock on downlink 0
07:49:22:elinks:INFO:	Disabling clock on downlink 1
07:49:22:elinks:INFO:	Disabling clock on downlink 2
07:49:22:elinks:INFO:	Disabling clock on downlink 3
07:49:22:elinks:INFO:	Disabling clock on downlink 4
07:49:22:setup_element:INFO:	Checking SOS, encoding_mode: SOS
07:49:22:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
07:49:23:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
07:49:23:elinks:INFO:	Disabling clock on downlink 0
07:49:23:elinks:INFO:	Disabling clock on downlink 1
07:49:23:elinks:INFO:	Disabling clock on downlink 2
07:49:23:elinks:INFO:	Disabling clock on downlink 3
07:49:23:elinks:INFO:	Disabling clock on downlink 4
07:49:23:setup_element:INFO:	Checking SOS, encoding_mode: SOS
07:49:23:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [1]
07:49:23:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
07:49:23:elinks:INFO:	Disabling clock on downlink 0
07:49:23:elinks:INFO:	Disabling clock on downlink 1
07:49:23:elinks:INFO:	Disabling clock on downlink 2
07:49:23:elinks:INFO:	Disabling clock on downlink 3
07:49:23:elinks:INFO:	Disabling clock on downlink 4
07:49:23:setup_element:INFO:	Checking SOS, encoding_mode: SOS
07:49:23:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 24
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 25
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 26
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 27
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 28
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 29
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 30
07:49:23:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 31
07:49:23:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
07:49:23:elinks:INFO:	Disabling clock on downlink 0
07:49:23:elinks:INFO:	Disabling clock on downlink 1
07:49:23:elinks:INFO:	Disabling clock on downlink 2
07:49:23:elinks:INFO:	Disabling clock on downlink 3
07:49:23:elinks:INFO:	Disabling clock on downlink 4
07:49:23:setup_element:INFO:	Checking SOS, encoding_mode: SOS
07:49:23:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [3]
07:49:23:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
07:49:23:elinks:INFO:	Disabling clock on downlink 0
07:49:23:elinks:INFO:	Disabling clock on downlink 1
07:49:23:elinks:INFO:	Disabling clock on downlink 2
07:49:23:elinks:INFO:	Disabling clock on downlink 3
07:49:23:elinks:INFO:	Disabling clock on downlink 4
07:49:23:setup_element:INFO:	Checking SOS, encoding_mode: SOS
07:49:23:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [4]
07:49:23:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
07:49:23:setup_element:INFO:	Scanning clock phase
07:49:23:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
07:49:23:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:49:24:setup_element:INFO:	Clock phase scan results for group 0, downlink 2
07:49:24:setup_element:INFO:	Eye window for uplink 24: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
07:49:24:setup_element:INFO:	Eye window for uplink 25: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
07:49:24:setup_element:INFO:	Eye window for uplink 26: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
07:49:24:setup_element:INFO:	Eye window for uplink 27: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
07:49:24:setup_element:INFO:	Eye window for uplink 28: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:49:24:setup_element:INFO:	Eye window for uplink 29: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:49:24:setup_element:INFO:	Eye window for uplink 30: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
07:49:24:setup_element:INFO:	Eye window for uplink 31: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
07:49:24:setup_element:INFO:	Setting the clock phase to 31 for group 0, downlink 2
==============================================OOO==============================================
07:49:24:setup_element:INFO:	Scanning data phases
07:49:24:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
07:49:24:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:49:29:setup_element:INFO:	Data phase scan results for group 0, downlink 2
07:49:29:setup_element:INFO:	Eye window for uplink 24: _______________XXXXXX___________________
Data delay found: 37
07:49:29:setup_element:INFO:	Eye window for uplink 25: _________________XXXXX__________________
Data delay found: 39
07:49:29:setup_element:INFO:	Eye window for uplink 26: _________________XXXXXX_________________
Data delay found: 39
07:49:29:setup_element:INFO:	Eye window for uplink 27: ___________________XXXXXX_______________
Data delay found: 1
07:49:29:setup_element:INFO:	Eye window for uplink 28: _____________________XXXXXX_____________
Data delay found: 3
07:49:29:setup_element:INFO:	Eye window for uplink 29: _____________________XXXXX______________
Data delay found: 3
07:49:29:setup_element:INFO:	Eye window for uplink 30: _____________________XXXXXX_____________
Data delay found: 3
07:49:29:setup_element:INFO:	Eye window for uplink 31: ___________________XXXXXX_______________
Data delay found: 1
07:49:29:setup_element:INFO:	Setting the data phase to 37 for uplink 24
07:49:29:setup_element:INFO:	Setting the data phase to 39 for uplink 25
07:49:29:setup_element:INFO:	Setting the data phase to 39 for uplink 26
07:49:29:setup_element:INFO:	Setting the data phase to 1 for uplink 27
07:49:29:setup_element:INFO:	Setting the data phase to 3 for uplink 28
07:49:29:setup_element:INFO:	Setting the data phase to 3 for uplink 29
07:49:29:setup_element:INFO:	Setting the data phase to 3 for uplink 30
07:49:29:setup_element:INFO:	Setting the data phase to 1 for uplink 31
==============================================OOO==============================================
07:49:29:setup_element:INFO:	Beginning SMX ASICs map scan
07:49:29:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
07:49:29:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:49:29:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
07:49:29:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
07:49:29:uplink:INFO:	Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
07:49:29:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 0, uplink 30
07:49:29:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 1, uplink 31
07:49:30:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 0, uplink 28
07:49:30:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 1, uplink 29
07:49:30:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 0, uplink 26
07:49:30:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 1, uplink 27
07:49:30:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 0, uplink 24
07:49:30:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 1, uplink 25
07:49:32:ST3_emu:INFO:	
Setup Element:
  Group: 0
  Downlink: 2
  Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
  ASICs Map:
    ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
    ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
    ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
    ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
  Clock Phase Characteristic:
    Optimal Phase: 31
    Window Length: 70
    Eye Windows:
      Uplink 24: ____________________________________________________________________XXXXXXXXX___
      Uplink 25: ____________________________________________________________________XXXXXXXXX___
      Uplink 26: ____________________________________________________________________XXXXXXXXX___
      Uplink 27: ____________________________________________________________________XXXXXXXXX___
      Uplink 28: _____________________________________________________________________XXXXXXXX___
      Uplink 29: _____________________________________________________________________XXXXXXXX___
      Uplink 30: ___________________________________________________________________XXXXXXXXX____
      Uplink 31: ___________________________________________________________________XXXXXXXXX____
  Data phase characteristics:
    Uplink 24:
      Optimal Phase: 37
      Window Length: 34
      Eye Window: _______________XXXXXX___________________
    Uplink 25:
      Optimal Phase: 39
      Window Length: 35
      Eye Window: _________________XXXXX__________________
    Uplink 26:
      Optimal Phase: 39
      Window Length: 34
      Eye Window: _________________XXXXXX_________________
    Uplink 27:
      Optimal Phase: 1
      Window Length: 34
      Eye Window: ___________________XXXXXX_______________
    Uplink 28:
      Optimal Phase: 3
      Window Length: 34
      Eye Window: _____________________XXXXXX_____________
    Uplink 29:
      Optimal Phase: 3
      Window Length: 35
      Eye Window: _____________________XXXXX______________
    Uplink 30:
      Optimal Phase: 3
      Window Length: 34
      Eye Window: _____________________XXXXXX_____________
    Uplink 31:
      Optimal Phase: 1
      Window Length: 34
      Eye Window: ___________________XXXXXX_______________

==============================================OOO==============================================
07:49:32:setup_element:INFO:	Performing Elink synchronization
07:49:32:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
07:49:32:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:49:32:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
07:49:32:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
07:49:32:setup_element:INFO:	Writing SMX Elink masks for group 0, downlink 2
07:49:32:uplink:INFO:	Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
 1   | [0]  |   2   |  0  |  [30]   |    2    | [(0, 30), (1, 31)]
 3   | [0]  |   2   |  0  |  [28]   |    2    | [(0, 28), (1, 29)]
 5   | [0]  |   2   |  0  |  [26]   |    2    | [(0, 26), (1, 27)]
 7   | [0]  |   2   |  0  |  [24]   |    2    | [(0, 24), (1, 25)]
|_________________________________________________________________________|
07:49:32:febtest:INFO:	Init all SMX (CSA): 30
07:49:40:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:49:40:febtest:INFO:	30-01 | XA-000-09-004-010-011-014-00 |  21.9 | 1165.6
07:49:40:febtest:INFO:	28-03 | XA-000-09-004-010-005-016-14 |  28.2 | 1153.7
07:49:40:febtest:INFO:	26-05 | XA-000-09-004-010-008-016-09 |  25.1 | 1159.7
07:49:41:febtest:INFO:	24-07 | XA-000-09-004-010-014-014-11 |  31.4 | 1141.9
07:49:42:febtest:INFO:	Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
07:49:44:ST3_smx:INFO:	chip: 30-1 	 21.902970 C 	 1177.390875 mV
07:49:44:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:49:44:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:49:44:ST3_smx:INFO:		Electrons
07:49:44:ST3_smx:INFO:	# loops 0
07:49:45:ST3_smx:INFO:	# loops 1
07:49:47:ST3_smx:INFO:	# loops 2
07:49:49:ST3_smx:INFO:	Total # of broken channels: 0
07:49:49:ST3_smx:INFO:	List of broken channels: []
07:49:49:ST3_smx:INFO:	Total # of broken channels: 0
07:49:49:ST3_smx:INFO:	List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:49:51:ST3_smx:INFO:	chip: 28-3 	 28.225000 C 	 1165.571835 mV
07:49:51:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:49:51:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:49:51:ST3_smx:INFO:		Electrons
07:49:51:ST3_smx:INFO:	# loops 0
07:49:52:ST3_smx:INFO:	# loops 1
07:49:54:ST3_smx:INFO:	# loops 2
07:49:56:ST3_smx:INFO:	Total # of broken channels: 0
07:49:56:ST3_smx:INFO:	List of broken channels: []
07:49:56:ST3_smx:INFO:	Total # of broken channels: 0
07:49:56:ST3_smx:INFO:	List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:49:58:ST3_smx:INFO:	chip: 26-5 	 25.062742 C 	 1165.571835 mV
07:49:58:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:49:58:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:49:58:ST3_smx:INFO:		Electrons
07:49:58:ST3_smx:INFO:	# loops 0
07:49:59:ST3_smx:INFO:	# loops 1
07:50:01:ST3_smx:INFO:	# loops 2
07:50:03:ST3_smx:INFO:	Total # of broken channels: 0
07:50:03:ST3_smx:INFO:	List of broken channels: []
07:50:03:ST3_smx:INFO:	Total # of broken channels: 0
07:50:03:ST3_smx:INFO:	List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:50:05:ST3_smx:INFO:	chip: 24-7 	 31.389742 C 	 1147.806000 mV
07:50:05:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:50:05:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
07:50:05:ST3_smx:INFO:		Electrons
07:50:05:ST3_smx:INFO:	# loops 0
07:50:06:ST3_smx:INFO:	# loops 1
07:50:08:ST3_smx:INFO:	# loops 2
07:50:10:ST3_smx:INFO:	Total # of broken channels: 0
07:50:10:ST3_smx:INFO:	List of broken channels: []
07:50:10:ST3_smx:INFO:	Total # of broken channels: 0
07:50:10:ST3_smx:INFO:	List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:50:10:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:50:10:febtest:INFO:	30-01 | XA-000-09-004-010-011-014-00 |  21.9 | 1195.1
07:50:11:febtest:INFO:	28-03 | XA-000-09-004-010-005-016-14 |  28.2 | 1183.3
07:50:11:febtest:INFO:	26-05 | XA-000-09-004-010-008-016-09 |  25.1 | 1189.2
07:50:11:febtest:INFO:	24-07 | XA-000-09-004-010-014-014-11 |  31.4 | 1165.6
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

############################################################
#                   S U M M A R Y                          #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_02_13-07_49_21
OPERATOR  : Robert V.; 
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2344| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.8170', '1.848', '1.0540']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0010', '1.850', '1.2630']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9899', '1.850', '0.2655']
Comment.txt