Go Back
FEB_2352 12.02.25 09:57:07
TextEdit.txt
09:57:07:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:57:07:ST3_Shared:INFO: FEB-Microcable
09:57:07:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:57:07:febtest:INFO: Testing FEB with SN 2352
09:57:09:smx_tester:INFO: Scanning setup
09:57:09:elinks:INFO: Disabling clock on downlink 0
09:57:09:elinks:INFO: Disabling clock on downlink 1
09:57:09:elinks:INFO: Disabling clock on downlink 2
09:57:09:elinks:INFO: Disabling clock on downlink 3
09:57:09:elinks:INFO: Disabling clock on downlink 4
09:57:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:57:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
09:57:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:57:09:elinks:INFO: Disabling clock on downlink 0
09:57:09:elinks:INFO: Disabling clock on downlink 1
09:57:09:elinks:INFO: Disabling clock on downlink 2
09:57:09:elinks:INFO: Disabling clock on downlink 3
09:57:09:elinks:INFO: Disabling clock on downlink 4
09:57:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:57:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
09:57:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:57:09:elinks:INFO: Disabling clock on downlink 0
09:57:09:elinks:INFO: Disabling clock on downlink 1
09:57:09:elinks:INFO: Disabling clock on downlink 2
09:57:09:elinks:INFO: Disabling clock on downlink 3
09:57:09:elinks:INFO: Disabling clock on downlink 4
09:57:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:57:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
09:57:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
09:57:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:57:09:elinks:INFO: Disabling clock on downlink 0
09:57:09:elinks:INFO: Disabling clock on downlink 1
09:57:09:elinks:INFO: Disabling clock on downlink 2
09:57:09:elinks:INFO: Disabling clock on downlink 3
09:57:09:elinks:INFO: Disabling clock on downlink 4
09:57:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:57:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
09:57:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:57:09:elinks:INFO: Disabling clock on downlink 0
09:57:09:elinks:INFO: Disabling clock on downlink 1
09:57:10:elinks:INFO: Disabling clock on downlink 2
09:57:10:elinks:INFO: Disabling clock on downlink 3
09:57:10:elinks:INFO: Disabling clock on downlink 4
09:57:10:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:57:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
09:57:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
09:57:10:setup_element:INFO: Scanning clock phase
09:57:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
09:57:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
09:57:10:setup_element:INFO: Clock phase scan results for group 0, downlink 2
09:57:10:setup_element:INFO: Eye window for uplink 16: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
09:57:10:setup_element:INFO: Eye window for uplink 17: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
09:57:10:setup_element:INFO: Eye window for uplink 18: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
09:57:10:setup_element:INFO: Eye window for uplink 19: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
09:57:10:setup_element:INFO: Eye window for uplink 20: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
09:57:10:setup_element:INFO: Eye window for uplink 21: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
09:57:10:setup_element:INFO: Eye window for uplink 22: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Eye window for uplink 23: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Eye window for uplink 24: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Eye window for uplink 25: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Eye window for uplink 26: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Eye window for uplink 27: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Eye window for uplink 28: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
09:57:10:setup_element:INFO: Eye window for uplink 29: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
09:57:10:setup_element:INFO: Eye window for uplink 30: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Eye window for uplink 31: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
09:57:10:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 2
==============================================OOO==============================================
09:57:10:setup_element:INFO: Scanning data phases
09:57:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
09:57:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
09:57:16:setup_element:INFO: Data phase scan results for group 0, downlink 2
09:57:16:setup_element:INFO: Eye window for uplink 16: XXXX__________________________________XX
Data delay found: 20
09:57:16:setup_element:INFO: Eye window for uplink 17: XXX_________________________________XXXX
Data delay found: 19
09:57:16:setup_element:INFO: Eye window for uplink 18: ___XXXXX________________________________
Data delay found: 25
09:57:16:setup_element:INFO: Eye window for uplink 19: ___XXXXXX_______________________________
Data delay found: 25
09:57:16:setup_element:INFO: Eye window for uplink 20: XXXXX___________________________________
Data delay found: 22
09:57:16:setup_element:INFO: Eye window for uplink 21: XXXXXXX_________________________________
Data delay found: 23
09:57:16:setup_element:INFO: Eye window for uplink 22: _XXXX___________________________________
Data delay found: 22
09:57:16:setup_element:INFO: Eye window for uplink 23: XXXX___________________________________X
Data delay found: 21
09:57:16:setup_element:INFO: Eye window for uplink 24: ____________XXXXXX______________________
Data delay found: 34
09:57:16:setup_element:INFO: Eye window for uplink 25: ______________XXXXX_____________________
Data delay found: 36
09:57:16:setup_element:INFO: Eye window for uplink 26: ________________XXXXXX__________________
Data delay found: 38
09:57:16:setup_element:INFO: Eye window for uplink 27: __________________XXXXXX________________
Data delay found: 0
09:57:16:setup_element:INFO: Eye window for uplink 28: ________________XXXXXX__________________
Data delay found: 38
09:57:16:setup_element:INFO: Eye window for uplink 29: ________________XXXXX___________________
Data delay found: 38
09:57:16:setup_element:INFO: Eye window for uplink 30: ___________________XXXXX________________
Data delay found: 1
09:57:16:setup_element:INFO: Eye window for uplink 31: _________________XXXXXX_________________
Data delay found: 39
09:57:16:setup_element:INFO: Setting the data phase to 20 for uplink 16
09:57:16:setup_element:INFO: Setting the data phase to 19 for uplink 17
09:57:16:setup_element:INFO: Setting the data phase to 25 for uplink 18
09:57:16:setup_element:INFO: Setting the data phase to 25 for uplink 19
09:57:16:setup_element:INFO: Setting the data phase to 22 for uplink 20
09:57:16:setup_element:INFO: Setting the data phase to 23 for uplink 21
09:57:16:setup_element:INFO: Setting the data phase to 22 for uplink 22
09:57:16:setup_element:INFO: Setting the data phase to 21 for uplink 23
09:57:16:setup_element:INFO: Setting the data phase to 34 for uplink 24
09:57:16:setup_element:INFO: Setting the data phase to 36 for uplink 25
09:57:16:setup_element:INFO: Setting the data phase to 38 for uplink 26
09:57:16:setup_element:INFO: Setting the data phase to 0 for uplink 27
09:57:16:setup_element:INFO: Setting the data phase to 38 for uplink 28
09:57:16:setup_element:INFO: Setting the data phase to 38 for uplink 29
09:57:16:setup_element:INFO: Setting the data phase to 1 for uplink 30
09:57:16:setup_element:INFO: Setting the data phase to 39 for uplink 31
==============================================OOO==============================================
09:57:16:setup_element:INFO: Beginning SMX ASICs map scan
09:57:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
09:57:16:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
09:57:16:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
09:57:16:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
09:57:16:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
09:57:16:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
09:57:16:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
09:57:16:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
09:57:16:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
09:57:16:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
09:57:16:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
09:57:16:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
09:57:17:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
09:57:17:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
09:57:17:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
09:57:17:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
09:57:17:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
09:57:17:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
09:57:17:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
09:57:17:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
09:57:17:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
09:57:19:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 32
Window Length: 70
Eye Windows:
Uplink 16: ____________________________________________________________________XXXXXXXX____
Uplink 17: ____________________________________________________________________XXXXXXXX____
Uplink 18: _____________________________________________________________________XXXXXXXXX__
Uplink 19: _____________________________________________________________________XXXXXXXXX__
Uplink 20: ____________________________________________________________________XXXXXXXX____
Uplink 21: ____________________________________________________________________XXXXXXXX____
Uplink 22: ____________________________________________________________________XXXXXXXXX___
Uplink 23: ____________________________________________________________________XXXXXXXXX___
Uplink 24: ____________________________________________________________________XXXXXXXXX___
Uplink 25: ____________________________________________________________________XXXXXXXXX___
Uplink 26: _____________________________________________________________________XXXXXXXX___
Uplink 27: _____________________________________________________________________XXXXXXXX___
Uplink 28: ____________________________________________________________________XXXXXXXX____
Uplink 29: ____________________________________________________________________XXXXXXXX____
Uplink 30: _____________________________________________________________________XXXXXXXX___
Uplink 31: _____________________________________________________________________XXXXXXXX___
Data phase characteristics:
Uplink 16:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 17:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 18:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 19:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 20:
Optimal Phase: 22
Window Length: 35
Eye Window: XXXXX___________________________________
Uplink 21:
Optimal Phase: 23
Window Length: 33
Eye Window: XXXXXXX_________________________________
Uplink 22:
Optimal Phase: 22
Window Length: 36
Eye Window: _XXXX___________________________________
Uplink 23:
Optimal Phase: 21
Window Length: 35
Eye Window: XXXX___________________________________X
Uplink 24:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 25:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 26:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 27:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
Uplink 28:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 29:
Optimal Phase: 38
Window Length: 35
Eye Window: ________________XXXXX___________________
Uplink 30:
Optimal Phase: 1
Window Length: 35
Eye Window: ___________________XXXXX________________
Uplink 31:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
==============================================OOO==============================================
09:57:19:setup_element:INFO: Performing Elink synchronization
09:57:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
09:57:19:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
09:57:19:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
09:57:19:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
09:57:19:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
09:57:19:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
09:57:19:febtest:INFO: Init all SMX (CSA): 30
09:57:33:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
09:57:33:febtest:INFO: 23-00 | XA-000-09-004-010-004-012-04 | 28.2 | 1177.4
09:57:33:febtest:INFO: 30-01 | XA-000-09-004-010-008-012-14 | 25.1 | 1183.3
09:57:34:febtest:INFO: 21-02 | XA-000-09-004-010-007-012-10 | 31.4 | 1183.3
09:57:34:febtest:INFO: 28-03 | XA-000-09-004-010-011-012-00 | 31.4 | 1165.6
09:57:34:febtest:INFO: 19-04 | XA-000-09-004-010-004-011-04 | 31.4 | 1177.4
09:57:34:febtest:INFO: 26-05 | XA-000-09-004-010-005-014-09 | 31.4 | 1165.6
09:57:34:febtest:INFO: 17-06 | XA-000-09-004-010-013-012-05 | 37.7 | 1159.7
09:57:35:febtest:INFO: 24-07 | XA-000-09-004-010-007-010-10 | 40.9 | 1141.9
09:57:36:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
09:57:38:ST3_smx:INFO: chip: 23-0 31.389742 C 1195.082160 mV
09:57:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:38:ST3_smx:INFO: Electrons
09:57:38:ST3_smx:INFO: # loops 0
09:57:39:ST3_smx:INFO: # loops 1
09:57:41:ST3_smx:INFO: # loops 2
09:57:42:ST3_smx:INFO: Total # of broken channels: 0
09:57:42:ST3_smx:INFO: List of broken channels: []
09:57:42:ST3_smx:INFO: Total # of broken channels: 0
09:57:42:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:57:44:ST3_smx:INFO: chip: 30-1 25.062742 C 1200.969315 mV
09:57:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:44:ST3_smx:INFO: Electrons
09:57:44:ST3_smx:INFO: # loops 0
09:57:46:ST3_smx:INFO: # loops 1
09:57:47:ST3_smx:INFO: # loops 2
09:57:49:ST3_smx:INFO: Total # of broken channels: 0
09:57:49:ST3_smx:INFO: List of broken channels: []
09:57:49:ST3_smx:INFO: Total # of broken channels: 0
09:57:49:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:57:51:ST3_smx:INFO: chip: 21-2 28.225000 C 1195.082160 mV
09:57:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:51:ST3_smx:INFO: Electrons
09:57:51:ST3_smx:INFO: # loops 0
09:57:52:ST3_smx:INFO: # loops 1
09:57:54:ST3_smx:INFO: # loops 2
09:57:55:ST3_smx:INFO: Total # of broken channels: 0
09:57:55:ST3_smx:INFO: List of broken channels: []
09:57:55:ST3_smx:INFO: Total # of broken channels: 0
09:57:55:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:57:57:ST3_smx:INFO: chip: 28-3 31.389742 C 1177.390875 mV
09:57:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:57:57:ST3_smx:INFO: Electrons
09:57:57:ST3_smx:INFO: # loops 0
09:57:59:ST3_smx:INFO: # loops 1
09:58:01:ST3_smx:INFO: # loops 2
09:58:02:ST3_smx:INFO: Total # of broken channels: 1
09:58:02:ST3_smx:INFO: List of broken channels: [71]
09:58:02:ST3_smx:INFO: Total # of broken channels: 0
09:58:02:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:58:04:ST3_smx:INFO: chip: 19-4 31.389742 C 1183.292940 mV
09:58:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:04:ST3_smx:INFO: Electrons
09:58:04:ST3_smx:INFO: # loops 0
09:58:06:ST3_smx:INFO: # loops 1
09:58:07:ST3_smx:INFO: # loops 2
09:58:09:ST3_smx:INFO: Total # of broken channels: 0
09:58:09:ST3_smx:INFO: List of broken channels: []
09:58:09:ST3_smx:INFO: Total # of broken channels: 0
09:58:09:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:58:11:ST3_smx:INFO: chip: 26-5 31.389742 C 1183.292940 mV
09:58:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:11:ST3_smx:INFO: Electrons
09:58:11:ST3_smx:INFO: # loops 0
09:58:12:ST3_smx:INFO: # loops 1
09:58:14:ST3_smx:INFO: # loops 2
09:58:15:ST3_smx:INFO: Total # of broken channels: 0
09:58:15:ST3_smx:INFO: List of broken channels: []
09:58:15:ST3_smx:INFO: Total # of broken channels: 0
09:58:15:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:58:17:ST3_smx:INFO: chip: 17-6 37.726682 C 1171.483840 mV
09:58:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:17:ST3_smx:INFO: Electrons
09:58:17:ST3_smx:INFO: # loops 0
09:58:19:ST3_smx:INFO: # loops 1
09:58:20:ST3_smx:INFO: # loops 2
09:58:22:ST3_smx:INFO: Total # of broken channels: 0
09:58:22:ST3_smx:INFO: List of broken channels: []
09:58:22:ST3_smx:INFO: Total # of broken channels: 0
09:58:22:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:58:24:ST3_smx:INFO: chip: 24-7 40.898880 C 1153.732915 mV
09:58:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:58:24:ST3_smx:INFO: Electrons
09:58:24:ST3_smx:INFO: # loops 0
09:58:26:ST3_smx:INFO: # loops 1
09:58:27:ST3_smx:INFO: # loops 2
09:58:29:ST3_smx:INFO: Total # of broken channels: 0
09:58:29:ST3_smx:INFO: List of broken channels: []
09:58:29:ST3_smx:INFO: Total # of broken channels: 0
09:58:29:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
09:58:29:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
09:58:29:febtest:INFO: 23-00 | XA-000-09-004-010-004-012-04 | 31.4 | 1212.7
09:58:29:febtest:INFO: 30-01 | XA-000-09-004-010-008-012-14 | 25.1 | 1218.6
09:58:30:febtest:INFO: 21-02 | XA-000-09-004-010-007-012-10 | 31.4 | 1212.7
09:58:30:febtest:INFO: 28-03 | XA-000-09-004-010-011-012-00 | 31.4 | 1201.0
09:58:30:febtest:INFO: 19-04 | XA-000-09-004-010-004-011-04 | 34.6 | 1206.9
09:58:30:febtest:INFO: 26-05 | XA-000-09-004-010-005-014-09 | 31.4 | 1201.0
09:58:31:febtest:INFO: 17-06 | XA-000-09-004-010-013-012-05 | 37.7 | 1189.2
09:58:31:febtest:INFO: 24-07 | XA-000-09-004-010-007-010-10 | 40.9 | 1171.5
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_02_12-09_57_07
OPERATOR : Robert V.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2352| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.6270', '1.847', '2.4440']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0210', '1.850', '2.6110']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9820', '1.850', '0.5279']