Go Back
FEB_2367 20.03.25 07:53:45
TextEdit.txt
07:53:45:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:53:45:ST3_Shared:INFO: FEB-Microcable
07:53:45:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:53:45:febtest:INFO: Testing FEB with SN 2367
==============================================OOO==============================================
07:53:47:smx_tester:INFO: Scanning setup
07:53:47:elinks:INFO: Disabling clock on downlink 0
07:53:47:elinks:INFO: Disabling clock on downlink 1
07:53:47:elinks:INFO: Disabling clock on downlink 2
07:53:47:elinks:INFO: Disabling clock on downlink 3
07:53:47:elinks:INFO: Disabling clock on downlink 4
07:53:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:53:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
07:53:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:53:47:elinks:INFO: Disabling clock on downlink 0
07:53:47:elinks:INFO: Disabling clock on downlink 1
07:53:47:elinks:INFO: Disabling clock on downlink 2
07:53:47:elinks:INFO: Disabling clock on downlink 3
07:53:47:elinks:INFO: Disabling clock on downlink 4
07:53:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:53:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:53:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:53:47:elinks:INFO: Disabling clock on downlink 0
07:53:47:elinks:INFO: Disabling clock on downlink 1
07:53:47:elinks:INFO: Disabling clock on downlink 2
07:53:47:elinks:INFO: Disabling clock on downlink 3
07:53:47:elinks:INFO: Disabling clock on downlink 4
07:53:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:53:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:53:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
07:53:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
07:53:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
07:53:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
07:53:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
07:53:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
07:53:48:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
07:53:48:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:53:48:elinks:INFO: Disabling clock on downlink 0
07:53:48:elinks:INFO: Disabling clock on downlink 1
07:53:48:elinks:INFO: Disabling clock on downlink 2
07:53:48:elinks:INFO: Disabling clock on downlink 3
07:53:48:elinks:INFO: Disabling clock on downlink 4
07:53:48:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:53:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
07:53:48:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:53:48:elinks:INFO: Disabling clock on downlink 0
07:53:48:elinks:INFO: Disabling clock on downlink 1
07:53:48:elinks:INFO: Disabling clock on downlink 2
07:53:48:elinks:INFO: Disabling clock on downlink 3
07:53:48:elinks:INFO: Disabling clock on downlink 4
07:53:48:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:53:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
07:53:48:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
07:53:48:setup_element:INFO: Scanning clock phase
07:53:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:53:48:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:53:48:setup_element:INFO: Clock phase scan results for group 0, downlink 2
07:53:48:setup_element:INFO: Eye window for uplink 16: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
07:53:48:setup_element:INFO: Eye window for uplink 17: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
07:53:48:setup_element:INFO: Eye window for uplink 18: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
07:53:48:setup_element:INFO: Eye window for uplink 19: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
07:53:48:setup_element:INFO: Eye window for uplink 20: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
07:53:48:setup_element:INFO: Eye window for uplink 21: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
07:53:48:setup_element:INFO: Eye window for uplink 22: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:53:48:setup_element:INFO: Eye window for uplink 23: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:53:48:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
07:53:48:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
07:53:48:setup_element:INFO: Eye window for uplink 26: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
07:53:48:setup_element:INFO: Eye window for uplink 27: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
07:53:48:setup_element:INFO: Eye window for uplink 28: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
07:53:48:setup_element:INFO: Eye window for uplink 29: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
07:53:48:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:53:48:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
07:53:48:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
==============================================OOO==============================================
07:53:48:setup_element:INFO: Scanning data phases
07:53:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:53:48:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:53:54:setup_element:INFO: Data phase scan results for group 0, downlink 2
07:53:54:setup_element:INFO: Eye window for uplink 16: _XXXXXX_________________________________
Data delay found: 23
07:53:54:setup_element:INFO: Eye window for uplink 17: XXXXX__________________________________X
Data delay found: 21
07:53:54:setup_element:INFO: Eye window for uplink 18: XXXXXXX________________________________X
Data delay found: 22
07:53:54:setup_element:INFO: Eye window for uplink 19: _XXXXXX________________________________X
Data delay found: 22
07:53:54:setup_element:INFO: Eye window for uplink 20: ___XXXX_________________________________
Data delay found: 24
07:53:54:setup_element:INFO: Eye window for uplink 21: ___XXXXXX_______________________________
Data delay found: 25
07:53:54:setup_element:INFO: Eye window for uplink 22: _XXXX__________________________________X
Data delay found: 21
07:53:54:setup_element:INFO: Eye window for uplink 23: XXXX__________________________________XX
Data delay found: 20
07:53:54:setup_element:INFO: Eye window for uplink 24: ____________XXXXXX______________________
Data delay found: 34
07:53:54:setup_element:INFO: Eye window for uplink 25: ______________XXXXX_____________________
Data delay found: 36
07:53:54:setup_element:INFO: Eye window for uplink 26: _________________XXXXXX_________________
Data delay found: 39
07:53:54:setup_element:INFO: Eye window for uplink 27: ___________________XXXXX________________
Data delay found: 1
07:53:54:setup_element:INFO: Eye window for uplink 28: ____________________XXXXXX______________
Data delay found: 2
07:53:54:setup_element:INFO: Eye window for uplink 29: ___________________XXXXXX_______________
Data delay found: 1
07:53:54:setup_element:INFO: Eye window for uplink 30: ________________________XXXXX___________
Data delay found: 6
07:53:54:setup_element:INFO: Eye window for uplink 31: ______________________XXXXXX____________
Data delay found: 4
07:53:54:setup_element:INFO: Setting the data phase to 23 for uplink 16
07:53:54:setup_element:INFO: Setting the data phase to 21 for uplink 17
07:53:54:setup_element:INFO: Setting the data phase to 22 for uplink 18
07:53:54:setup_element:INFO: Setting the data phase to 22 for uplink 19
07:53:54:setup_element:INFO: Setting the data phase to 24 for uplink 20
07:53:54:setup_element:INFO: Setting the data phase to 25 for uplink 21
07:53:54:setup_element:INFO: Setting the data phase to 21 for uplink 22
07:53:54:setup_element:INFO: Setting the data phase to 20 for uplink 23
07:53:54:setup_element:INFO: Setting the data phase to 34 for uplink 24
07:53:54:setup_element:INFO: Setting the data phase to 36 for uplink 25
07:53:54:setup_element:INFO: Setting the data phase to 39 for uplink 26
07:53:54:setup_element:INFO: Setting the data phase to 1 for uplink 27
07:53:54:setup_element:INFO: Setting the data phase to 2 for uplink 28
07:53:54:setup_element:INFO: Setting the data phase to 1 for uplink 29
07:53:54:setup_element:INFO: Setting the data phase to 6 for uplink 30
07:53:54:setup_element:INFO: Setting the data phase to 4 for uplink 31
==============================================OOO==============================================
07:53:54:setup_element:INFO: Beginning SMX ASICs map scan
07:53:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:53:54:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:53:54:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:53:54:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:53:54:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
07:53:54:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
07:53:54:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
07:53:54:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
07:53:54:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
07:53:54:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
07:53:54:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
07:53:55:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
07:53:55:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
07:53:55:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
07:53:55:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
07:53:55:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
07:53:55:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
07:53:55:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
07:53:55:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
07:53:55:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
07:53:55:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
07:53:57:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXX__
Uplink 17: _______________________________________________________________________XXXXXXX__
Uplink 18: ______________________________________________________________________XXXXXXXX__
Uplink 19: ______________________________________________________________________XXXXXXXX__
Uplink 20: ______________________________________________________________________XXXXXXXX__
Uplink 21: ______________________________________________________________________XXXXXXXX__
Uplink 22: _____________________________________________________________________XXXXXXXX___
Uplink 23: _____________________________________________________________________XXXXXXXX___
Uplink 24: _____________________________________________________________________XXXXXXXXX__
Uplink 25: _____________________________________________________________________XXXXXXXXX__
Uplink 26: ______________________________________________________________________XXXXXXXXX_
Uplink 27: ______________________________________________________________________XXXXXXXXX_
Uplink 28: _______________________________________________________________________XXXXXXX__
Uplink 29: _______________________________________________________________________XXXXXXX__
Uplink 30: _______________________________________________________________________XXXXXXXX_
Uplink 31: _______________________________________________________________________XXXXXXXX_
Data phase characteristics:
Uplink 16:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 17:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 18:
Optimal Phase: 22
Window Length: 32
Eye Window: XXXXXXX________________________________X
Uplink 19:
Optimal Phase: 22
Window Length: 32
Eye Window: _XXXXXX________________________________X
Uplink 20:
Optimal Phase: 24
Window Length: 36
Eye Window: ___XXXX_________________________________
Uplink 21:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 22:
Optimal Phase: 21
Window Length: 34
Eye Window: _XXXX__________________________________X
Uplink 23:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 24:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 25:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 26:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
Uplink 27:
Optimal Phase: 1
Window Length: 35
Eye Window: ___________________XXXXX________________
Uplink 28:
Optimal Phase: 2
Window Length: 34
Eye Window: ____________________XXXXXX______________
Uplink 29:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 30:
Optimal Phase: 6
Window Length: 35
Eye Window: ________________________XXXXX___________
Uplink 31:
Optimal Phase: 4
Window Length: 34
Eye Window: ______________________XXXXXX____________
==============================================OOO==============================================
07:53:57:setup_element:INFO: Performing Elink synchronization
07:53:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:53:57:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:53:57:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:53:57:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
07:53:57:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
07:53:57:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
07:53:57:febtest:INFO: Init all SMX (CSA): 30
07:54:12:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:54:13:febtest:INFO: 23-00 | XA-000-09-004-018-005-021-14 | 37.7 | 1147.8
07:54:13:febtest:INFO: 30-01 | XA-000-09-004-018-004-023-03 | 25.1 | 1183.3
07:54:13:febtest:INFO: 21-02 | XA-000-09-004-010-009-020-04 | 37.7 | 1141.9
07:54:13:febtest:INFO: 28-03 | XA-000-09-004-018-006-022-00 | 40.9 | 1130.0
07:54:13:febtest:INFO: 19-04 | XA-000-09-004-010-012-020-15 | 37.7 | 1153.7
07:54:14:febtest:INFO: 26-05 | XA-000-09-004-018-004-022-03 | 34.6 | 1153.7
07:54:14:febtest:INFO: 17-06 | XA-000-09-004-018-004-021-03 | 37.7 | 1153.7
07:54:14:febtest:INFO: 24-07 | XA-000-09-004-018-003-021-11 | 37.7 | 1141.9
07:54:15:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
07:54:17:ST3_smx:INFO: chip: 23-0 37.726682 C 1159.654860 mV
07:54:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:17:ST3_smx:INFO: Electrons
07:54:17:ST3_smx:INFO: # loops 0
07:54:19:ST3_smx:INFO: # loops 1
07:54:20:ST3_smx:INFO: # loops 2
07:54:22:ST3_smx:INFO: Total # of broken channels: 0
07:54:22:ST3_smx:INFO: List of broken channels: []
07:54:22:ST3_smx:INFO: Total # of broken channels: 0
07:54:22:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:54:24:ST3_smx:INFO: chip: 30-1 25.062742 C 1195.082160 mV
07:54:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:24:ST3_smx:INFO: Electrons
07:54:24:ST3_smx:INFO: # loops 0
07:54:26:ST3_smx:INFO: # loops 1
07:54:28:ST3_smx:INFO: # loops 2
07:54:29:ST3_smx:INFO: Total # of broken channels: 0
07:54:29:ST3_smx:INFO: List of broken channels: []
07:54:29:ST3_smx:INFO: Total # of broken channels: 0
07:54:29:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:54:31:ST3_smx:INFO: chip: 21-2 37.726682 C 1153.732915 mV
07:54:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:31:ST3_smx:INFO: Electrons
07:54:31:ST3_smx:INFO: # loops 0
07:54:33:ST3_smx:INFO: # loops 1
07:54:34:ST3_smx:INFO: # loops 2
07:54:36:ST3_smx:INFO: Total # of broken channels: 0
07:54:36:ST3_smx:INFO: List of broken channels: []
07:54:36:ST3_smx:INFO: Total # of broken channels: 0
07:54:36:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:54:38:ST3_smx:INFO: chip: 28-3 40.898880 C 1147.806000 mV
07:54:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:38:ST3_smx:INFO: Electrons
07:54:38:ST3_smx:INFO: # loops 0
07:54:40:ST3_smx:INFO: # loops 1
07:54:42:ST3_smx:INFO: # loops 2
07:54:43:ST3_smx:INFO: Total # of broken channels: 0
07:54:43:ST3_smx:INFO: List of broken channels: []
07:54:43:ST3_smx:INFO: Total # of broken channels: 0
07:54:43:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:54:45:ST3_smx:INFO: chip: 19-4 37.726682 C 1165.571835 mV
07:54:45:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:45:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:45:ST3_smx:INFO: Electrons
07:54:45:ST3_smx:INFO: # loops 0
07:54:47:ST3_smx:INFO: # loops 1
07:54:48:ST3_smx:INFO: # loops 2
07:54:50:ST3_smx:INFO: Total # of broken channels: 1
07:54:50:ST3_smx:INFO: List of broken channels: [6]
07:54:50:ST3_smx:INFO: Total # of broken channels: 1
07:54:50:ST3_smx:INFO: List of broken channels: [6]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:54:52:ST3_smx:INFO: chip: 26-5 37.726682 C 1171.483840 mV
07:54:52:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:52:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:52:ST3_smx:INFO: Electrons
07:54:52:ST3_smx:INFO: # loops 0
07:54:54:ST3_smx:INFO: # loops 1
07:54:55:ST3_smx:INFO: # loops 2
07:54:57:ST3_smx:INFO: Total # of broken channels: 0
07:54:57:ST3_smx:INFO: List of broken channels: []
07:54:57:ST3_smx:INFO: Total # of broken channels: 1
07:54:57:ST3_smx:INFO: List of broken channels: [56]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:54:59:ST3_smx:INFO: chip: 17-6 40.898880 C 1159.654860 mV
07:54:59:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:59:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:54:59:ST3_smx:INFO: Electrons
07:54:59:ST3_smx:INFO: # loops 0
07:55:01:ST3_smx:INFO: # loops 1
07:55:02:ST3_smx:INFO: # loops 2
07:55:04:ST3_smx:INFO: Total # of broken channels: 0
07:55:04:ST3_smx:INFO: List of broken channels: []
07:55:04:ST3_smx:INFO: Total # of broken channels: 0
07:55:04:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:55:06:ST3_smx:INFO: chip: 24-7 40.898880 C 1153.732915 mV
07:55:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:55:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:55:06:ST3_smx:INFO: Electrons
07:55:06:ST3_smx:INFO: # loops 0
07:55:08:ST3_smx:INFO: # loops 1
07:55:09:ST3_smx:INFO: # loops 2
07:55:11:ST3_smx:INFO: Total # of broken channels: 0
07:55:11:ST3_smx:INFO: List of broken channels: []
07:55:11:ST3_smx:INFO: Total # of broken channels: 0
07:55:11:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:55:11:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:55:12:febtest:INFO: 23-00 | XA-000-09-004-018-005-021-14 | 40.9 | 1177.4
07:55:12:febtest:INFO: 30-01 | XA-000-09-004-018-004-023-03 | 25.1 | 1218.6
07:55:12:febtest:INFO: 21-02 | XA-000-09-004-010-009-020-04 | 37.7 | 1177.4
07:55:12:febtest:INFO: 28-03 | XA-000-09-004-018-006-022-00 | 40.9 | 1165.6
07:55:12:febtest:INFO: 19-04 | XA-000-09-004-010-012-020-15 | 37.7 | 1183.3
07:55:13:febtest:INFO: 26-05 | XA-000-09-004-018-004-022-03 | 34.6 | 1201.0
07:55:13:febtest:INFO: 17-06 | XA-000-09-004-018-004-021-03 | 40.9 | 1183.3
07:55:13:febtest:INFO: 24-07 | XA-000-09-004-018-003-021-11 | 40.9 | 1171.5
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_03_20-07_53_45
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2367| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.4230', '1.847', '2.2020']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0010', '1.849', '2.6030']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9800', '1.850', '0.5246']