Go Back
FEB_2377 04.03.25 12:40:07
TextEdit.txt
12:40:07:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:40:07:ST3_Shared:INFO: FEB-Microcable
12:40:07:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:40:07:febtest:INFO: Testing FEB with SN 2377
==============================================OOO==============================================
12:40:08:smx_tester:INFO: Scanning setup
12:40:08:elinks:INFO: Disabling clock on downlink 0
12:40:08:elinks:INFO: Disabling clock on downlink 1
12:40:08:elinks:INFO: Disabling clock on downlink 2
12:40:08:elinks:INFO: Disabling clock on downlink 3
12:40:08:elinks:INFO: Disabling clock on downlink 4
12:40:08:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:40:08:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
12:40:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:40:09:elinks:INFO: Disabling clock on downlink 0
12:40:09:elinks:INFO: Disabling clock on downlink 1
12:40:09:elinks:INFO: Disabling clock on downlink 2
12:40:09:elinks:INFO: Disabling clock on downlink 3
12:40:09:elinks:INFO: Disabling clock on downlink 4
12:40:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:40:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:40:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:40:09:elinks:INFO: Disabling clock on downlink 0
12:40:09:elinks:INFO: Disabling clock on downlink 1
12:40:09:elinks:INFO: Disabling clock on downlink 2
12:40:09:elinks:INFO: Disabling clock on downlink 3
12:40:09:elinks:INFO: Disabling clock on downlink 4
12:40:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:40:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
12:40:09:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
12:40:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:40:09:elinks:INFO: Disabling clock on downlink 0
12:40:09:elinks:INFO: Disabling clock on downlink 1
12:40:09:elinks:INFO: Disabling clock on downlink 2
12:40:09:elinks:INFO: Disabling clock on downlink 3
12:40:09:elinks:INFO: Disabling clock on downlink 4
12:40:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:40:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
12:40:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:40:09:elinks:INFO: Disabling clock on downlink 0
12:40:09:elinks:INFO: Disabling clock on downlink 1
12:40:09:elinks:INFO: Disabling clock on downlink 2
12:40:09:elinks:INFO: Disabling clock on downlink 3
12:40:09:elinks:INFO: Disabling clock on downlink 4
12:40:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:40:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
12:40:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
12:40:09:setup_element:INFO: Scanning clock phase
12:40:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:40:09:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:40:09:setup_element:INFO: Clock phase scan results for group 0, downlink 2
12:40:09:setup_element:INFO: Eye window for uplink 16: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 17: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 18: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 19: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 20: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 21: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 22: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
12:40:09:setup_element:INFO: Eye window for uplink 23: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
12:40:09:setup_element:INFO: Eye window for uplink 24: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
12:40:09:setup_element:INFO: Eye window for uplink 25: ___________________________________________________________________XXXXXXXXX____
Clock Delay: 31
12:40:09:setup_element:INFO: Eye window for uplink 26: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 27: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 28: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:09:setup_element:INFO: Eye window for uplink 29: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:10:setup_element:INFO: Eye window for uplink 30: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:10:setup_element:INFO: Eye window for uplink 31: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
12:40:10:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 2
==============================================OOO==============================================
12:40:10:setup_element:INFO: Scanning data phases
12:40:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:40:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:40:15:setup_element:INFO: Data phase scan results for group 0, downlink 2
12:40:15:setup_element:INFO: Eye window for uplink 16: ___XXXX_________________________________
Data delay found: 24
12:40:15:setup_element:INFO: Eye window for uplink 17: _XXXX___________________________________
Data delay found: 22
12:40:15:setup_element:INFO: Eye window for uplink 18: _XXXXX__________________________________
Data delay found: 23
12:40:15:setup_element:INFO: Eye window for uplink 19: __XXXXX_________________________________
Data delay found: 24
12:40:15:setup_element:INFO: Eye window for uplink 20: __XXXXX_________________________________
Data delay found: 24
12:40:15:setup_element:INFO: Eye window for uplink 21: ___XXXXXX_______________________________
Data delay found: 25
12:40:15:setup_element:INFO: Eye window for uplink 22: _XXXXXX_________________________________
Data delay found: 23
12:40:15:setup_element:INFO: Eye window for uplink 23: XXXXX__________________________________X
Data delay found: 21
12:40:15:setup_element:INFO: Eye window for uplink 24: __________XXXXXX________________________
Data delay found: 32
12:40:15:setup_element:INFO: Eye window for uplink 25: ____________XXXXX_______________________
Data delay found: 34
12:40:15:setup_element:INFO: Eye window for uplink 26: ________________XXXXX___________________
Data delay found: 38
12:40:15:setup_element:INFO: Eye window for uplink 27: _________________XXXXXX_________________
Data delay found: 39
12:40:15:setup_element:INFO: Eye window for uplink 28: ___________________XXXXXX_______________
Data delay found: 1
12:40:15:setup_element:INFO: Eye window for uplink 29: ___________________XXXXXX_______________
Data delay found: 1
12:40:15:setup_element:INFO: Eye window for uplink 30: ____________________XXXXXX______________
Data delay found: 2
12:40:15:setup_element:INFO: Eye window for uplink 31: __________________XXXXXX________________
Data delay found: 0
12:40:15:setup_element:INFO: Setting the data phase to 24 for uplink 16
12:40:15:setup_element:INFO: Setting the data phase to 22 for uplink 17
12:40:15:setup_element:INFO: Setting the data phase to 23 for uplink 18
12:40:15:setup_element:INFO: Setting the data phase to 24 for uplink 19
12:40:15:setup_element:INFO: Setting the data phase to 24 for uplink 20
12:40:15:setup_element:INFO: Setting the data phase to 25 for uplink 21
12:40:15:setup_element:INFO: Setting the data phase to 23 for uplink 22
12:40:15:setup_element:INFO: Setting the data phase to 21 for uplink 23
12:40:15:setup_element:INFO: Setting the data phase to 32 for uplink 24
12:40:15:setup_element:INFO: Setting the data phase to 34 for uplink 25
12:40:15:setup_element:INFO: Setting the data phase to 38 for uplink 26
12:40:15:setup_element:INFO: Setting the data phase to 39 for uplink 27
12:40:15:setup_element:INFO: Setting the data phase to 1 for uplink 28
12:40:15:setup_element:INFO: Setting the data phase to 1 for uplink 29
12:40:15:setup_element:INFO: Setting the data phase to 2 for uplink 30
12:40:15:setup_element:INFO: Setting the data phase to 0 for uplink 31
==============================================OOO==============================================
12:40:15:setup_element:INFO: Beginning SMX ASICs map scan
12:40:15:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:40:15:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:40:15:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
12:40:15:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
12:40:15:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
12:40:15:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
12:40:15:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
12:40:15:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
12:40:15:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
12:40:15:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
12:40:15:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
12:40:15:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
12:40:15:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
12:40:16:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
12:40:16:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
12:40:16:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
12:40:16:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
12:40:16:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
12:40:16:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
12:40:16:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
12:40:16:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
12:40:17:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 32
Window Length: 69
Eye Windows:
Uplink 16: _____________________________________________________________________XXXXXXXX___
Uplink 17: _____________________________________________________________________XXXXXXXX___
Uplink 18: _____________________________________________________________________XXXXXXXX___
Uplink 19: _____________________________________________________________________XXXXXXXX___
Uplink 20: _____________________________________________________________________XXXXXXXX___
Uplink 21: _____________________________________________________________________XXXXXXXX___
Uplink 22: _____________________________________________________________________XXXXXXXXX__
Uplink 23: _____________________________________________________________________XXXXXXXXX__
Uplink 24: ___________________________________________________________________XXXXXXXXX____
Uplink 25: ___________________________________________________________________XXXXXXXXX____
Uplink 26: ____________________________________________________________________XXXXXXXXX___
Uplink 27: ____________________________________________________________________XXXXXXXXX___
Uplink 28: _____________________________________________________________________XXXXXXXX___
Uplink 29: _____________________________________________________________________XXXXXXXX___
Uplink 30: _____________________________________________________________________XXXXXXXX___
Uplink 31: _____________________________________________________________________XXXXXXXX___
Data phase characteristics:
Uplink 16:
Optimal Phase: 24
Window Length: 36
Eye Window: ___XXXX_________________________________
Uplink 17:
Optimal Phase: 22
Window Length: 36
Eye Window: _XXXX___________________________________
Uplink 18:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 19:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 20:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 21:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 22:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 23:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 24:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 25:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 26:
Optimal Phase: 38
Window Length: 35
Eye Window: ________________XXXXX___________________
Uplink 27:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
Uplink 28:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 29:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 30:
Optimal Phase: 2
Window Length: 34
Eye Window: ____________________XXXXXX______________
Uplink 31:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
==============================================OOO==============================================
12:40:17:setup_element:INFO: Performing Elink synchronization
12:40:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:40:17:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:40:17:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
12:40:17:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
12:40:17:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
12:40:17:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
12:40:18:febtest:INFO: Init all SMX (CSA): 30
12:40:32:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:40:32:febtest:INFO: 23-00 | XA-000-09-004-009-011-011-01 | 31.4 | 1147.8
12:40:32:febtest:INFO: 30-01 | XA-000-09-004-009-013-021-03 | 25.1 | 1159.7
12:40:33:febtest:INFO: 21-02 | XA-000-09-004-009-012-011-09 | 31.4 | 1147.8
12:40:33:febtest:INFO: 28-03 | XA-000-09-004-009-010-014-12 | 34.6 | 1135.9
12:40:33:febtest:INFO: 19-04 | XA-000-09-004-009-012-013-09 | 37.7 | 1141.9
12:40:33:febtest:INFO: 26-05 | XA-000-09-004-009-010-013-12 | 37.7 | 1124.0
12:40:34:febtest:INFO: 17-06 | XA-000-09-004-009-012-014-09 | 31.4 | 1165.6
12:40:34:febtest:INFO: 24-07 | XA-000-09-004-009-010-009-12 | 28.2 | 1159.7
12:40:35:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
12:40:37:ST3_smx:INFO: chip: 23-0 31.389742 C 1159.654860 mV
12:40:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:37:ST3_smx:INFO: Electrons
12:40:37:ST3_smx:INFO: # loops 0
12:40:38:ST3_smx:INFO: # loops 1
12:40:40:ST3_smx:INFO: # loops 2
12:40:42:ST3_smx:INFO: Total # of broken channels: 0
12:40:42:ST3_smx:INFO: List of broken channels: []
12:40:42:ST3_smx:INFO: Total # of broken channels: 0
12:40:42:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:40:43:ST3_smx:INFO: chip: 30-1 25.062742 C 1171.483840 mV
12:40:43:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:43:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:43:ST3_smx:INFO: Electrons
12:40:43:ST3_smx:INFO: # loops 0
12:40:45:ST3_smx:INFO: # loops 1
12:40:47:ST3_smx:INFO: # loops 2
12:40:48:ST3_smx:INFO: Total # of broken channels: 0
12:40:48:ST3_smx:INFO: List of broken channels: []
12:40:48:ST3_smx:INFO: Total # of broken channels: 0
12:40:48:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:40:50:ST3_smx:INFO: chip: 21-2 31.389742 C 1159.654860 mV
12:40:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:50:ST3_smx:INFO: Electrons
12:40:50:ST3_smx:INFO: # loops 0
12:40:52:ST3_smx:INFO: # loops 1
12:40:53:ST3_smx:INFO: # loops 2
12:40:55:ST3_smx:INFO: Total # of broken channels: 0
12:40:55:ST3_smx:INFO: List of broken channels: []
12:40:55:ST3_smx:INFO: Total # of broken channels: 0
12:40:55:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:40:57:ST3_smx:INFO: chip: 28-3 34.556970 C 1147.806000 mV
12:40:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:40:57:ST3_smx:INFO: Electrons
12:40:57:ST3_smx:INFO: # loops 0
12:40:58:ST3_smx:INFO: # loops 1
12:41:00:ST3_smx:INFO: # loops 2
12:41:01:ST3_smx:INFO: Total # of broken channels: 0
12:41:01:ST3_smx:INFO: List of broken channels: []
12:41:01:ST3_smx:INFO: Total # of broken channels: 0
12:41:01:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:41:03:ST3_smx:INFO: chip: 19-4 37.726682 C 1153.732915 mV
12:41:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:03:ST3_smx:INFO: Electrons
12:41:03:ST3_smx:INFO: # loops 0
12:41:05:ST3_smx:INFO: # loops 1
12:41:06:ST3_smx:INFO: # loops 2
12:41:08:ST3_smx:INFO: Total # of broken channels: 0
12:41:08:ST3_smx:INFO: List of broken channels: []
12:41:08:ST3_smx:INFO: Total # of broken channels: 1
12:41:08:ST3_smx:INFO: List of broken channels: [6]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:41:10:ST3_smx:INFO: chip: 26-5 37.726682 C 1141.874115 mV
12:41:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:10:ST3_smx:INFO: Electrons
12:41:10:ST3_smx:INFO: # loops 0
12:41:11:ST3_smx:INFO: # loops 1
12:41:13:ST3_smx:INFO: # loops 2
12:41:14:ST3_smx:INFO: Total # of broken channels: 1
12:41:14:ST3_smx:INFO: List of broken channels: [42]
12:41:14:ST3_smx:INFO: Total # of broken channels: 0
12:41:14:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:41:16:ST3_smx:INFO: chip: 17-6 31.389742 C 1177.390875 mV
12:41:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:16:ST3_smx:INFO: Electrons
12:41:16:ST3_smx:INFO: # loops 0
12:41:18:ST3_smx:INFO: # loops 1
12:41:19:ST3_smx:INFO: # loops 2
12:41:21:ST3_smx:INFO: Total # of broken channels: 1
12:41:21:ST3_smx:INFO: List of broken channels: [77]
12:41:21:ST3_smx:INFO: Total # of broken channels: 0
12:41:21:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:41:23:ST3_smx:INFO: chip: 24-7 28.225000 C 1171.483840 mV
12:41:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:41:23:ST3_smx:INFO: Electrons
12:41:23:ST3_smx:INFO: # loops 0
12:41:24:ST3_smx:INFO: # loops 1
12:41:26:ST3_smx:INFO: # loops 2
12:41:27:ST3_smx:INFO: Total # of broken channels: 0
12:41:27:ST3_smx:INFO: List of broken channels: []
12:41:27:ST3_smx:INFO: Total # of broken channels: 0
12:41:27:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:41:28:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:41:28:febtest:INFO: 23-00 | XA-000-09-004-009-011-011-01 | 31.4 | 1183.3
12:41:28:febtest:INFO: 30-01 | XA-000-09-004-009-013-021-03 | 28.2 | 1195.1
12:41:28:febtest:INFO: 21-02 | XA-000-09-004-009-012-011-09 | 34.6 | 1177.4
12:41:28:febtest:INFO: 28-03 | XA-000-09-004-009-010-014-12 | 34.6 | 1171.5
12:41:29:febtest:INFO: 19-04 | XA-000-09-004-009-012-013-09 | 40.9 | 1171.5
12:41:29:febtest:INFO: 26-05 | XA-000-09-004-009-010-013-12 | 37.7 | 1159.7
12:41:29:febtest:INFO: 17-06 | XA-000-09-004-009-012-014-09 | 31.4 | 1195.1
12:41:29:febtest:INFO: 24-07 | XA-000-09-004-009-010-009-12 | 31.4 | 1195.1
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_03_04-12_40_07
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2377| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.6360', '1.848', '2.3640']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0260', '1.850', '2.6960']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9890', '1.850', '0.6358']