Go Back
FEB_2401 16.04.25 07:58:40
TextEdit.txt
07:58:40:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:58:40:ST3_Shared:INFO: FEB-Microcable
07:58:40:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:58:40:febtest:INFO: Testing FEB with SN 2401
==============================================OOO==============================================
07:58:41:smx_tester:INFO: Scanning setup
07:58:41:elinks:INFO: Disabling clock on downlink 0
07:58:41:elinks:INFO: Disabling clock on downlink 1
07:58:41:elinks:INFO: Disabling clock on downlink 2
07:58:41:elinks:INFO: Disabling clock on downlink 3
07:58:41:elinks:INFO: Disabling clock on downlink 4
07:58:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:58:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
07:58:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:58:41:elinks:INFO: Disabling clock on downlink 0
07:58:41:elinks:INFO: Disabling clock on downlink 1
07:58:41:elinks:INFO: Disabling clock on downlink 2
07:58:41:elinks:INFO: Disabling clock on downlink 3
07:58:41:elinks:INFO: Disabling clock on downlink 4
07:58:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:58:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:58:42:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:58:42:elinks:INFO: Disabling clock on downlink 0
07:58:42:elinks:INFO: Disabling clock on downlink 1
07:58:42:elinks:INFO: Disabling clock on downlink 2
07:58:42:elinks:INFO: Disabling clock on downlink 3
07:58:42:elinks:INFO: Disabling clock on downlink 4
07:58:42:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:58:42:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
07:58:42:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
07:58:42:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:58:42:elinks:INFO: Disabling clock on downlink 0
07:58:42:elinks:INFO: Disabling clock on downlink 1
07:58:42:elinks:INFO: Disabling clock on downlink 2
07:58:42:elinks:INFO: Disabling clock on downlink 3
07:58:42:elinks:INFO: Disabling clock on downlink 4
07:58:42:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:58:42:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
07:58:42:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:58:42:elinks:INFO: Disabling clock on downlink 0
07:58:42:elinks:INFO: Disabling clock on downlink 1
07:58:42:elinks:INFO: Disabling clock on downlink 2
07:58:42:elinks:INFO: Disabling clock on downlink 3
07:58:42:elinks:INFO: Disabling clock on downlink 4
07:58:42:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:58:42:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
07:58:42:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
07:58:42:setup_element:INFO: Scanning clock phase
07:58:42:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:58:42:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:58:42:setup_element:INFO: Clock phase scan results for group 0, downlink 2
07:58:42:setup_element:INFO: Eye window for uplink 16: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
07:58:42:setup_element:INFO: Eye window for uplink 17: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
07:58:42:setup_element:INFO: Eye window for uplink 18: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
07:58:42:setup_element:INFO: Eye window for uplink 19: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
07:58:42:setup_element:INFO: Eye window for uplink 20: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:58:42:setup_element:INFO: Eye window for uplink 21: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:58:42:setup_element:INFO: Eye window for uplink 22: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
07:58:42:setup_element:INFO: Eye window for uplink 23: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
07:58:42:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:58:42:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
07:58:42:setup_element:INFO: Eye window for uplink 26: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
07:58:42:setup_element:INFO: Eye window for uplink 27: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
07:58:42:setup_element:INFO: Eye window for uplink 28: ________________________________________________________________________________
Clock Delay: 40
07:58:42:setup_element:INFO: Eye window for uplink 29: ________________________________________________________________________________
Clock Delay: 40
07:58:42:setup_element:INFO: Eye window for uplink 30: ________________________________________________________________________XXXXXX__
Clock Delay: 34
07:58:42:setup_element:INFO: Eye window for uplink 31: ________________________________________________________________________XXXXXX__
Clock Delay: 34
07:58:42:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
==============================================OOO==============================================
07:58:42:setup_element:INFO: Scanning data phases
07:58:42:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:58:43:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:58:48:setup_element:INFO: Data phase scan results for group 0, downlink 2
07:58:48:setup_element:INFO: Eye window for uplink 16: __XXXXX_________________________________
Data delay found: 24
07:58:48:setup_element:INFO: Eye window for uplink 17: _XXXXX__________________________________
Data delay found: 23
07:58:48:setup_element:INFO: Eye window for uplink 18: _XXXXXXX________________________________
Data delay found: 24
07:58:48:setup_element:INFO: Eye window for uplink 19: __XXXXXX________________________________
Data delay found: 24
07:58:48:setup_element:INFO: Eye window for uplink 20: _XXXXX__________________________________
Data delay found: 23
07:58:48:setup_element:INFO: Eye window for uplink 21: _XXXXXX_________________________________
Data delay found: 23
07:58:48:setup_element:INFO: Eye window for uplink 22: ___XXXXX________________________________
Data delay found: 25
07:58:48:setup_element:INFO: Eye window for uplink 23: _XXXXX__________________________________
Data delay found: 23
07:58:48:setup_element:INFO: Eye window for uplink 24: __________XXXXXX________________________
Data delay found: 32
07:58:48:setup_element:INFO: Eye window for uplink 25: ____________XXXXXX______________________
Data delay found: 34
07:58:48:setup_element:INFO: Eye window for uplink 26: ____________XXXXXX______________________
Data delay found: 34
07:58:48:setup_element:INFO: Eye window for uplink 27: ______________XXXXX_____________________
Data delay found: 36
07:58:48:setup_element:INFO: Eye window for uplink 28: ____________________XXXXX_______________
Data delay found: 2
07:58:48:setup_element:INFO: Eye window for uplink 29: ___________________XXXXXX_______________
Data delay found: 1
07:58:48:setup_element:INFO: Eye window for uplink 30: _______________________XXXXX____________
Data delay found: 5
07:58:48:setup_element:INFO: Eye window for uplink 31: _____________________XXXXXX_____________
Data delay found: 3
07:58:48:setup_element:INFO: Setting the data phase to 24 for uplink 16
07:58:48:setup_element:INFO: Setting the data phase to 23 for uplink 17
07:58:48:setup_element:INFO: Setting the data phase to 24 for uplink 18
07:58:48:setup_element:INFO: Setting the data phase to 24 for uplink 19
07:58:48:setup_element:INFO: Setting the data phase to 23 for uplink 20
07:58:48:setup_element:INFO: Setting the data phase to 23 for uplink 21
07:58:48:setup_element:INFO: Setting the data phase to 25 for uplink 22
07:58:48:setup_element:INFO: Setting the data phase to 23 for uplink 23
07:58:48:setup_element:INFO: Setting the data phase to 32 for uplink 24
07:58:48:setup_element:INFO: Setting the data phase to 34 for uplink 25
07:58:48:setup_element:INFO: Setting the data phase to 34 for uplink 26
07:58:48:setup_element:INFO: Setting the data phase to 36 for uplink 27
07:58:48:setup_element:INFO: Setting the data phase to 2 for uplink 28
07:58:48:setup_element:INFO: Setting the data phase to 1 for uplink 29
07:58:48:setup_element:INFO: Setting the data phase to 5 for uplink 30
07:58:48:setup_element:INFO: Setting the data phase to 3 for uplink 31
==============================================OOO==============================================
07:58:48:setup_element:INFO: Beginning SMX ASICs map scan
07:58:48:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:58:48:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:58:48:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:58:48:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:58:48:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
07:58:48:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
07:58:48:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
07:58:48:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
07:58:48:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
07:58:49:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
07:58:49:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
07:58:49:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
07:58:49:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
07:58:49:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
07:58:49:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
07:58:49:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
07:58:49:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
07:58:49:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
07:58:49:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
07:58:50:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
07:58:50:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
07:58:51:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 69
Eye Windows:
Uplink 16: ______________________________________________________________________XXXXXXXXX_
Uplink 17: ______________________________________________________________________XXXXXXXXX_
Uplink 18: ______________________________________________________________________XXXXXXXXX_
Uplink 19: ______________________________________________________________________XXXXXXXXX_
Uplink 20: _____________________________________________________________________XXXXXXXX___
Uplink 21: _____________________________________________________________________XXXXXXXX___
Uplink 22: ______________________________________________________________________XXXXXXXX__
Uplink 23: ______________________________________________________________________XXXXXXXX__
Uplink 24: _____________________________________________________________________XXXXXXXX___
Uplink 25: _____________________________________________________________________XXXXXXXX___
Uplink 26: ____________________________________________________________________XXXXXXXX____
Uplink 27: ____________________________________________________________________XXXXXXXX____
Uplink 28: ________________________________________________________________________________
Uplink 29: ________________________________________________________________________________
Uplink 30: ________________________________________________________________________XXXXXX__
Uplink 31: ________________________________________________________________________XXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 17:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 18:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 19:
Optimal Phase: 24
Window Length: 34
Eye Window: __XXXXXX________________________________
Uplink 20:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 21:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 22:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 23:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 24:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 25:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 26:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 27:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 28:
Optimal Phase: 2
Window Length: 35
Eye Window: ____________________XXXXX_______________
Uplink 29:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 30:
Optimal Phase: 5
Window Length: 35
Eye Window: _______________________XXXXX____________
Uplink 31:
Optimal Phase: 3
Window Length: 34
Eye Window: _____________________XXXXXX_____________
==============================================OOO==============================================
07:58:51:setup_element:INFO: Performing Elink synchronization
07:58:51:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:58:51:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:58:51:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:58:51:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
07:58:51:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
07:58:51:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
07:58:52:febtest:INFO: Init all SMX (CSA): 30
07:59:05:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:59:06:febtest:INFO: 23-00 | XA-000-09-004-013-003-016-01 | 34.6 | 1147.8
07:59:06:febtest:INFO: 30-01 | XA-000-09-004-011-016-011-06 | 15.6 | 1206.9
07:59:06:febtest:INFO: 21-02 | XA-000-09-004-011-016-012-06 | 18.7 | 1201.0
07:59:06:febtest:INFO: 28-03 | XA-000-09-004-013-005-016-04 | 44.1 | 1118.1
07:59:07:febtest:INFO: 19-04 | XA-000-09-004-011-004-011-12 | 25.1 | 1177.4
07:59:07:febtest:INFO: 26-05 | XA-000-09-004-011-013-012-13 | 21.9 | 1195.1
07:59:07:febtest:INFO: 17-06 | XA-000-09-004-013-006-016-10 | 25.1 | 1177.4
07:59:07:febtest:INFO: 24-07 | XA-000-09-004-011-004-012-12 | 28.2 | 1165.6
07:59:08:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
07:59:10:ST3_smx:INFO: chip: 23-0 34.556970 C 1165.571835 mV
07:59:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:11:ST3_smx:INFO: Electrons
07:59:11:ST3_smx:INFO: # loops 0
07:59:12:ST3_smx:INFO: # loops 1
07:59:14:ST3_smx:INFO: # loops 2
07:59:15:ST3_smx:INFO: Total # of broken channels: 0
07:59:15:ST3_smx:INFO: List of broken channels: []
07:59:15:ST3_smx:INFO: Total # of broken channels: 0
07:59:15:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:59:17:ST3_smx:INFO: chip: 30-1 18.745682 C 1218.600960 mV
07:59:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:17:ST3_smx:INFO: Electrons
07:59:17:ST3_smx:INFO: # loops 0
07:59:19:ST3_smx:INFO: # loops 1
07:59:20:ST3_smx:INFO: # loops 2
07:59:22:ST3_smx:INFO: Total # of broken channels: 0
07:59:22:ST3_smx:INFO: List of broken channels: []
07:59:22:ST3_smx:INFO: Total # of broken channels: 0
07:59:22:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:59:24:ST3_smx:INFO: chip: 21-2 18.745682 C 1212.728715 mV
07:59:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:24:ST3_smx:INFO: Electrons
07:59:24:ST3_smx:INFO: # loops 0
07:59:25:ST3_smx:INFO: # loops 1
07:59:27:ST3_smx:INFO: # loops 2
07:59:29:ST3_smx:INFO: Total # of broken channels: 0
07:59:29:ST3_smx:INFO: List of broken channels: []
07:59:29:ST3_smx:INFO: Total # of broken channels: 0
07:59:29:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:59:31:ST3_smx:INFO: chip: 28-3 47.250730 C 1129.995435 mV
07:59:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:31:ST3_smx:INFO: Electrons
07:59:31:ST3_smx:INFO: # loops 0
07:59:32:ST3_smx:INFO: # loops 1
07:59:34:ST3_smx:INFO: # loops 2
07:59:35:ST3_smx:INFO: Total # of broken channels: 0
07:59:35:ST3_smx:INFO: List of broken channels: []
07:59:35:ST3_smx:INFO: Total # of broken channels: 0
07:59:35:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:59:37:ST3_smx:INFO: chip: 19-4 28.225000 C 1189.190035 mV
07:59:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:37:ST3_smx:INFO: Electrons
07:59:37:ST3_smx:INFO: # loops 0
07:59:39:ST3_smx:INFO: # loops 1
07:59:40:ST3_smx:INFO: # loops 2
07:59:42:ST3_smx:INFO: Total # of broken channels: 0
07:59:42:ST3_smx:INFO: List of broken channels: []
07:59:42:ST3_smx:INFO: Total # of broken channels: 0
07:59:42:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:59:44:ST3_smx:INFO: chip: 26-5 21.902970 C 1206.851500 mV
07:59:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:44:ST3_smx:INFO: Electrons
07:59:44:ST3_smx:INFO: # loops 0
07:59:45:ST3_smx:INFO: # loops 1
07:59:47:ST3_smx:INFO: # loops 2
07:59:48:ST3_smx:INFO: Total # of broken channels: 0
07:59:48:ST3_smx:INFO: List of broken channels: []
07:59:48:ST3_smx:INFO: Total # of broken channels: 0
07:59:48:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:59:50:ST3_smx:INFO: chip: 17-6 25.062742 C 1183.292940 mV
07:59:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:50:ST3_smx:INFO: Electrons
07:59:50:ST3_smx:INFO: # loops 0
07:59:52:ST3_smx:INFO: # loops 1
07:59:53:ST3_smx:INFO: # loops 2
07:59:55:ST3_smx:INFO: Total # of broken channels: 0
07:59:55:ST3_smx:INFO: List of broken channels: []
07:59:55:ST3_smx:INFO: Total # of broken channels: 0
07:59:55:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
07:59:57:ST3_smx:INFO: chip: 24-7 28.225000 C 1177.390875 mV
07:59:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:59:57:ST3_smx:INFO: Electrons
07:59:57:ST3_smx:INFO: # loops 0
07:59:58:ST3_smx:INFO: # loops 1
08:00:00:ST3_smx:INFO: # loops 2
08:00:01:ST3_smx:INFO: Total # of broken channels: 0
08:00:01:ST3_smx:INFO: List of broken channels: []
08:00:01:ST3_smx:INFO: Total # of broken channels: 0
08:00:01:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
08:00:02:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:00:02:febtest:INFO: 23-00 | XA-000-09-004-013-003-016-01 | 37.7 | 1183.3
08:00:02:febtest:INFO: 30-01 | XA-000-09-004-011-016-011-06 | 18.7 | 1242.0
08:00:03:febtest:INFO: 21-02 | XA-000-09-004-011-016-012-06 | 21.9 | 1236.2
08:00:03:febtest:INFO: 28-03 | XA-000-09-004-013-005-016-04 | 47.3 | 1147.8
08:00:03:febtest:INFO: 19-04 | XA-000-09-004-011-004-011-12 | 28.2 | 1206.9
08:00:03:febtest:INFO: 26-05 | XA-000-09-004-011-013-012-13 | 21.9 | 1236.2
08:00:04:febtest:INFO: 17-06 | XA-000-09-004-013-006-016-10 | 28.2 | 1206.9
08:00:04:febtest:INFO: 24-07 | XA-000-09-004-011-004-012-12 | 28.2 | 1201.0
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_04_16-07_58_40
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2401| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.8750', '1.848', '2.1930']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9760', '1.850', '2.5380']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9510', '1.850', '0.5231']