Go Back
FEB_2422 08.05.25 12:48:44
Info
12:48:44:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:48:44:ST3_Shared:INFO: FEB-Microcable
12:48:44:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:48:44:febtest:INFO: Testing FEB with SN 2422
==============================================OOO==============================================
12:48:46:smx_tester:INFO: Scanning setup
12:48:46:elinks:INFO: Disabling clock on downlink 0
12:48:46:elinks:INFO: Disabling clock on downlink 1
12:48:46:elinks:INFO: Disabling clock on downlink 2
12:48:46:elinks:INFO: Disabling clock on downlink 3
12:48:46:elinks:INFO: Disabling clock on downlink 4
12:48:46:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:46:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
12:48:46:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:46:elinks:INFO: Disabling clock on downlink 0
12:48:46:elinks:INFO: Disabling clock on downlink 1
12:48:46:elinks:INFO: Disabling clock on downlink 2
12:48:46:elinks:INFO: Disabling clock on downlink 3
12:48:46:elinks:INFO: Disabling clock on downlink 4
12:48:46:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:46:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:48:46:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:46:elinks:INFO: Disabling clock on downlink 0
12:48:46:elinks:INFO: Disabling clock on downlink 1
12:48:46:elinks:INFO: Disabling clock on downlink 2
12:48:46:elinks:INFO: Disabling clock on downlink 3
12:48:46:elinks:INFO: Disabling clock on downlink 4
12:48:46:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:46:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:48:46:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
12:48:46:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
12:48:46:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
12:48:46:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
12:48:47:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
12:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:47:elinks:INFO: Disabling clock on downlink 0
12:48:47:elinks:INFO: Disabling clock on downlink 1
12:48:47:elinks:INFO: Disabling clock on downlink 2
12:48:47:elinks:INFO: Disabling clock on downlink 3
12:48:47:elinks:INFO: Disabling clock on downlink 4
12:48:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
12:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:48:47:elinks:INFO: Disabling clock on downlink 0
12:48:47:elinks:INFO: Disabling clock on downlink 1
12:48:47:elinks:INFO: Disabling clock on downlink 2
12:48:47:elinks:INFO: Disabling clock on downlink 3
12:48:47:elinks:INFO: Disabling clock on downlink 4
12:48:47:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
12:48:47:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
12:48:47:setup_element:INFO: Scanning clock phase
12:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:48:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:48:47:setup_element:INFO: Clock phase scan results for group 0, downlink 2
12:48:47:setup_element:INFO: Eye window for uplink 16: ___________________________________________________________________XXXXXXXX_____
Clock Delay: 30
12:48:47:setup_element:INFO: Eye window for uplink 17: ___________________________________________________________________XXXXXXXX_____
Clock Delay: 30
12:48:47:setup_element:INFO: Eye window for uplink 18: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
12:48:47:setup_element:INFO: Eye window for uplink 19: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
12:48:47:setup_element:INFO: Eye window for uplink 20: _________________________________________________________________XXXXXXX________
Clock Delay: 28
12:48:47:setup_element:INFO: Eye window for uplink 21: _________________________________________________________________XXXXXXX________
Clock Delay: 28
12:48:47:setup_element:INFO: Eye window for uplink 22: ___________________________________________________________________XXXXXXXX_____
Clock Delay: 30
12:48:47:setup_element:INFO: Eye window for uplink 23: ___________________________________________________________________XXXXXXXX_____
Clock Delay: 30
12:48:47:setup_element:INFO: Eye window for uplink 24: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
12:48:47:setup_element:INFO: Eye window for uplink 25: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
12:48:47:setup_element:INFO: Eye window for uplink 26: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
12:48:47:setup_element:INFO: Eye window for uplink 27: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
12:48:47:setup_element:INFO: Eye window for uplink 28: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
12:48:47:setup_element:INFO: Eye window for uplink 29: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
12:48:47:setup_element:INFO: Eye window for uplink 30: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
12:48:47:setup_element:INFO: Eye window for uplink 31: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
12:48:47:setup_element:INFO: Setting the clock phase to 29 for group 0, downlink 2
==============================================OOO==============================================
12:48:47:setup_element:INFO: Scanning data phases
12:48:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:48:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:48:53:setup_element:INFO: Data phase scan results for group 0, downlink 2
12:48:53:setup_element:INFO: Eye window for uplink 16: XXXXX_________________________________XX
Data delay found: 21
12:48:53:setup_element:INFO: Eye window for uplink 17: XXXX_______________________________XXXXX
Data delay found: 19
12:48:53:setup_element:INFO: Eye window for uplink 18: XXXXXX_____________________________X_XXX
Data delay found: 20
12:48:53:setup_element:INFO: Eye window for uplink 19: XXXXXX_____________________________X_XXX
Data delay found: 20
12:48:53:setup_element:INFO: Eye window for uplink 20: XX________________________________XXXXXX
Data delay found: 17
12:48:53:setup_element:INFO: Eye window for uplink 21: XXXX______________________________XXXXXX
Data delay found: 18
12:48:53:setup_element:INFO: Eye window for uplink 22: XXXXXX________________________________XX
Data delay found: 21
12:48:53:setup_element:INFO: Eye window for uplink 23: XXXX_______________________________X_XXX
Data delay found: 19
12:48:53:setup_element:INFO: Eye window for uplink 24: _________XXXXXX_________________________
Data delay found: 31
12:48:53:setup_element:INFO: Eye window for uplink 25: __________XXXXXX________________________
Data delay found: 32
12:48:53:setup_element:INFO: Eye window for uplink 26: ___________XXXXXX_______________________
Data delay found: 33
12:48:53:setup_element:INFO: Eye window for uplink 27: ____________XXXXXX______________________
Data delay found: 34
12:48:53:setup_element:INFO: Eye window for uplink 28: _______________XXXXXX___________________
Data delay found: 37
12:48:53:setup_element:INFO: Eye window for uplink 29: _______________XXXXX____________________
Data delay found: 37
12:48:53:setup_element:INFO: Eye window for uplink 30: _________________XXXXXX_________________
Data delay found: 39
12:48:53:setup_element:INFO: Eye window for uplink 31: ________________XXXXXX__________________
Data delay found: 38
12:48:53:setup_element:INFO: Setting the data phase to 21 for uplink 16
12:48:53:setup_element:INFO: Setting the data phase to 19 for uplink 17
12:48:53:setup_element:INFO: Setting the data phase to 20 for uplink 18
12:48:53:setup_element:INFO: Setting the data phase to 20 for uplink 19
12:48:53:setup_element:INFO: Setting the data phase to 17 for uplink 20
12:48:53:setup_element:INFO: Setting the data phase to 18 for uplink 21
12:48:53:setup_element:INFO: Setting the data phase to 21 for uplink 22
12:48:53:setup_element:INFO: Setting the data phase to 19 for uplink 23
12:48:53:setup_element:INFO: Setting the data phase to 31 for uplink 24
12:48:53:setup_element:INFO: Setting the data phase to 32 for uplink 25
12:48:53:setup_element:INFO: Setting the data phase to 33 for uplink 26
12:48:53:setup_element:INFO: Setting the data phase to 34 for uplink 27
12:48:53:setup_element:INFO: Setting the data phase to 37 for uplink 28
12:48:53:setup_element:INFO: Setting the data phase to 37 for uplink 29
12:48:53:setup_element:INFO: Setting the data phase to 39 for uplink 30
12:48:53:setup_element:INFO: Setting the data phase to 38 for uplink 31
==============================================OOO==============================================
12:48:53:setup_element:INFO: Beginning SMX ASICs map scan
12:48:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:48:53:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:48:53:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
12:48:53:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
12:48:53:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
12:48:53:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
12:48:53:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
12:48:53:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
12:48:53:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
12:48:53:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
12:48:53:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
12:48:53:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
12:48:54:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
12:48:54:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
12:48:54:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
12:48:54:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
12:48:54:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
12:48:54:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
12:48:54:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
12:48:54:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
12:48:54:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
12:48:56:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 29
Window Length: 70
Eye Windows:
Uplink 16: ___________________________________________________________________XXXXXXXX_____
Uplink 17: ___________________________________________________________________XXXXXXXX_____
Uplink 18: ____________________________________________________________________XXXXXXX_____
Uplink 19: ____________________________________________________________________XXXXXXX_____
Uplink 20: _________________________________________________________________XXXXXXX________
Uplink 21: _________________________________________________________________XXXXXXX________
Uplink 22: ___________________________________________________________________XXXXXXXX_____
Uplink 23: ___________________________________________________________________XXXXXXXX_____
Uplink 24: __________________________________________________________________XXXXXXXX______
Uplink 25: __________________________________________________________________XXXXXXXX______
Uplink 26: __________________________________________________________________XXXXXXXX______
Uplink 27: __________________________________________________________________XXXXXXXX______
Uplink 28: ____________________________________________________________________XXXXXXX_____
Uplink 29: ____________________________________________________________________XXXXXXX_____
Uplink 30: ____________________________________________________________________XXXXXXX_____
Uplink 31: ____________________________________________________________________XXXXXXX_____
Data phase characteristics:
Uplink 16:
Optimal Phase: 21
Window Length: 33
Eye Window: XXXXX_________________________________XX
Uplink 17:
Optimal Phase: 19
Window Length: 31
Eye Window: XXXX_______________________________XXXXX
Uplink 18:
Optimal Phase: 20
Window Length: 29
Eye Window: XXXXXX_____________________________X_XXX
Uplink 19:
Optimal Phase: 20
Window Length: 29
Eye Window: XXXXXX_____________________________X_XXX
Uplink 20:
Optimal Phase: 17
Window Length: 32
Eye Window: XX________________________________XXXXXX
Uplink 21:
Optimal Phase: 18
Window Length: 30
Eye Window: XXXX______________________________XXXXXX
Uplink 22:
Optimal Phase: 21
Window Length: 32
Eye Window: XXXXXX________________________________XX
Uplink 23:
Optimal Phase: 19
Window Length: 31
Eye Window: XXXX_______________________________X_XXX
Uplink 24:
Optimal Phase: 31
Window Length: 34
Eye Window: _________XXXXXX_________________________
Uplink 25:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 26:
Optimal Phase: 33
Window Length: 34
Eye Window: ___________XXXXXX_______________________
Uplink 27:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 28:
Optimal Phase: 37
Window Length: 34
Eye Window: _______________XXXXXX___________________
Uplink 29:
Optimal Phase: 37
Window Length: 35
Eye Window: _______________XXXXX____________________
Uplink 30:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
Uplink 31:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
==============================================OOO==============================================
12:48:56:setup_element:INFO: Performing Elink synchronization
12:48:56:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:48:56:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:48:56:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
12:48:56:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
12:48:56:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
12:48:56:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
12:48:56:febtest:INFO: Init all SMX (CSA): 30
12:49:10:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:49:10:febtest:INFO: 23-00 | XA-000-09-004-015-013-004-06 | 21.9 | 1224.5
12:49:10:febtest:INFO: 30-01 | XA-000-09-004-015-010-005-14 | 15.6 | 1242.0
12:49:10:febtest:INFO: 21-02 | XA-000-09-004-015-008-006-13 | 18.7 | 1242.0
12:49:11:febtest:INFO: 28-03 | XA-000-09-004-015-010-002-14 | 21.9 | 1218.6
12:49:11:febtest:INFO: 19-04 | XA-000-09-004-015-013-005-06 | 21.9 | 1218.6
12:49:11:febtest:INFO: 26-05 | XA-000-09-004-015-010-004-14 | 18.7 | 1224.5
12:49:11:febtest:INFO: 17-06 | XA-000-09-004-011-015-016-09 | 15.6 | 1236.2
12:49:12:febtest:INFO: 24-07 | XA-000-09-004-015-007-005-09 | 31.4 | 1177.4
12:49:13:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
12:49:15:ST3_smx:INFO: chip: 23-0 28.225000 C 1206.851500 mV
12:49:15:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:15:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:15:ST3_smx:INFO: Electrons
12:49:15:ST3_smx:INFO: # loops 0
12:49:16:ST3_smx:INFO: # loops 1
12:49:18:ST3_smx:INFO: # loops 2
12:49:19:ST3_smx:INFO: Total # of broken channels: 1
12:49:19:ST3_smx:INFO: List of broken channels: [0]
12:49:19:ST3_smx:INFO: Total # of broken channels: 2
12:49:19:ST3_smx:INFO: List of broken channels: [0, 2]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:49:21:ST3_smx:INFO: chip: 30-1 25.062742 C 1230.330540 mV
12:49:21:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:21:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:21:ST3_smx:INFO: Electrons
12:49:21:ST3_smx:INFO: # loops 0
12:49:23:ST3_smx:INFO: # loops 1
12:49:24:ST3_smx:INFO: # loops 2
12:49:26:ST3_smx:INFO: Total # of broken channels: 1
12:49:26:ST3_smx:INFO: List of broken channels: [1]
12:49:26:ST3_smx:INFO: Total # of broken channels: 3
12:49:26:ST3_smx:INFO: List of broken channels: [1, 3, 5]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:49:28:ST3_smx:INFO: chip: 21-2 28.225000 C 1212.728715 mV
12:49:28:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:28:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:28:ST3_smx:INFO: Electrons
12:49:28:ST3_smx:INFO: # loops 0
12:49:29:ST3_smx:INFO: # loops 1
12:49:31:ST3_smx:INFO: # loops 2
12:49:32:ST3_smx:INFO: Total # of broken channels: 1
12:49:32:ST3_smx:INFO: List of broken channels: [5]
12:49:32:ST3_smx:INFO: Total # of broken channels: 0
12:49:32:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:49:34:ST3_smx:INFO: chip: 28-3 37.726682 C 1177.390875 mV
12:49:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:34:ST3_smx:INFO: Electrons
12:49:34:ST3_smx:INFO: # loops 0
12:49:36:ST3_smx:INFO: # loops 1
12:49:37:ST3_smx:INFO: # loops 2
12:49:39:ST3_smx:INFO: Total # of broken channels: 0
12:49:39:ST3_smx:INFO: List of broken channels: []
12:49:39:ST3_smx:INFO: Total # of broken channels: 1
12:49:39:ST3_smx:INFO: List of broken channels: [69]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:49:40:ST3_smx:INFO: chip: 19-4 34.556970 C 1183.292940 mV
12:49:40:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:40:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:41:ST3_smx:INFO: Electrons
12:49:41:ST3_smx:INFO: # loops 0
12:49:42:ST3_smx:INFO: # loops 1
12:49:44:ST3_smx:INFO: # loops 2
12:49:45:ST3_smx:INFO: Total # of broken channels: 1
12:49:45:ST3_smx:INFO: List of broken channels: [127]
12:49:45:ST3_smx:INFO: Total # of broken channels: 3
12:49:45:ST3_smx:INFO: List of broken channels: [125, 126, 127]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:49:47:ST3_smx:INFO: chip: 26-5 28.225000 C 1200.969315 mV
12:49:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:47:ST3_smx:INFO: Electrons
12:49:47:ST3_smx:INFO: # loops 0
12:49:49:ST3_smx:INFO: # loops 1
12:49:50:ST3_smx:INFO: # loops 2
12:49:52:ST3_smx:INFO: Total # of broken channels: 1
12:49:52:ST3_smx:INFO: List of broken channels: [62]
12:49:52:ST3_smx:INFO: Total # of broken channels: 1
12:49:52:ST3_smx:INFO: List of broken channels: [62]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:49:54:ST3_smx:INFO: chip: 17-6 25.062742 C 1224.468235 mV
12:49:54:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:54:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:49:54:ST3_smx:INFO: Electrons
12:49:54:ST3_smx:INFO: # loops 0
12:49:55:ST3_smx:INFO: # loops 1
12:49:57:ST3_smx:INFO: # loops 2
12:49:58:ST3_smx:INFO: Total # of broken channels: 1
12:49:58:ST3_smx:INFO: List of broken channels: [109]
12:49:58:ST3_smx:INFO: Total # of broken channels: 8
12:49:58:ST3_smx:INFO: List of broken channels: [19, 61, 63, 65, 67, 103, 107, 109]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:50:00:ST3_smx:INFO: chip: 24-7 37.726682 C 1159.654860 mV
12:50:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:50:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:50:00:ST3_smx:INFO: Electrons
12:50:00:ST3_smx:INFO: # loops 0
12:50:02:ST3_smx:INFO: # loops 1
12:50:03:ST3_smx:INFO: # loops 2
12:50:05:ST3_smx:INFO: Total # of broken channels: 0
12:50:05:ST3_smx:INFO: List of broken channels: []
12:50:05:ST3_smx:INFO: Total # of broken channels: 3
12:50:05:ST3_smx:INFO: List of broken channels: [118, 120, 126]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:50:05:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:50:05:febtest:INFO: 23-00 | XA-000-09-004-015-013-004-06 | 40.9 | 1201.0
12:50:06:febtest:INFO: 30-01 | XA-000-09-004-015-010-005-14 | 34.6 | 1224.5
12:50:06:febtest:INFO: 21-02 | XA-000-09-004-015-008-006-13 | 34.6 | 1218.6
12:50:06:febtest:INFO: 28-03 | XA-000-09-004-015-010-002-14 | 40.9 | 1189.2
12:50:06:febtest:INFO: 19-04 | XA-000-09-004-015-013-005-06 | 37.7 | 1201.0
12:50:06:febtest:INFO: 26-05 | XA-000-09-004-015-010-004-14 | 31.4 | 1218.6
12:50:07:febtest:INFO: 17-06 | XA-000-09-004-011-015-016-09 | 25.1 | 1242.0
12:50:07:febtest:INFO: 24-07 | XA-000-09-004-015-007-005-09 | 40.9 | 1171.5
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_05_08-12_48_44
OPERATOR : Robert V.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2422| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.4290', '1.848', '1.6140']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.7810', '1.850', '2.4650']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.8910', '1.850', '0.5260']