Go Back
FEB_2443 18.06.25 12:31:33
Info
12:31:33:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:31:33:ST3_Shared:INFO: FEB-Microcable
12:31:33:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
12:31:33:febtest:INFO: Testing FEB with SN 2443
==============================================OOO==============================================
12:31:34:smx_tester:INFO: Scanning setup
12:31:34:elinks:INFO: Disabling clock on downlink 0
12:31:34:elinks:INFO: Disabling clock on downlink 1
12:31:34:elinks:INFO: Disabling clock on downlink 2
12:31:34:elinks:INFO: Disabling clock on downlink 3
12:31:34:elinks:INFO: Disabling clock on downlink 4
12:31:34:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:31:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
12:31:34:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:31:34:elinks:INFO: Disabling clock on downlink 0
12:31:34:elinks:INFO: Disabling clock on downlink 1
12:31:34:elinks:INFO: Disabling clock on downlink 2
12:31:34:elinks:INFO: Disabling clock on downlink 3
12:31:34:elinks:INFO: Disabling clock on downlink 4
12:31:34:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:31:34:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
12:31:35:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:31:35:elinks:INFO: Disabling clock on downlink 0
12:31:35:elinks:INFO: Disabling clock on downlink 1
12:31:35:elinks:INFO: Disabling clock on downlink 2
12:31:35:elinks:INFO: Disabling clock on downlink 3
12:31:35:elinks:INFO: Disabling clock on downlink 4
12:31:35:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:31:35:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
12:31:35:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
12:31:35:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:31:35:elinks:INFO: Disabling clock on downlink 0
12:31:35:elinks:INFO: Disabling clock on downlink 1
12:31:35:elinks:INFO: Disabling clock on downlink 2
12:31:35:elinks:INFO: Disabling clock on downlink 3
12:31:35:elinks:INFO: Disabling clock on downlink 4
12:31:35:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:31:35:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
12:31:35:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
12:31:35:elinks:INFO: Disabling clock on downlink 0
12:31:35:elinks:INFO: Disabling clock on downlink 1
12:31:35:elinks:INFO: Disabling clock on downlink 2
12:31:35:elinks:INFO: Disabling clock on downlink 3
12:31:35:elinks:INFO: Disabling clock on downlink 4
12:31:35:setup_element:INFO: Checking SOS, encoding_mode: SOS
12:31:35:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
12:31:35:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
12:31:35:setup_element:INFO: Scanning clock phase
12:31:35:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:31:35:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:31:35:setup_element:INFO: Clock phase scan results for group 0, downlink 2
12:31:35:setup_element:INFO: Eye window for uplink 24: __________________________________________________________________XXXXXXXXX_____
Clock Delay: 30
12:31:35:setup_element:INFO: Eye window for uplink 25: __________________________________________________________________XXXXXXXXX_____
Clock Delay: 30
12:31:35:setup_element:INFO: Eye window for uplink 26: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
12:31:36:setup_element:INFO: Eye window for uplink 27: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
12:31:36:setup_element:INFO: Eye window for uplink 28: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
12:31:36:setup_element:INFO: Eye window for uplink 29: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
12:31:36:setup_element:INFO: Eye window for uplink 30: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
12:31:36:setup_element:INFO: Eye window for uplink 31: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
12:31:36:setup_element:INFO: Setting the clock phase to 30 for group 0, downlink 2
==============================================OOO==============================================
12:31:36:setup_element:INFO: Scanning data phases
12:31:36:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:31:36:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:31:41:setup_element:INFO: Data phase scan results for group 0, downlink 2
12:31:41:setup_element:INFO: Eye window for uplink 24: ____________XXXXX_______________________
Data delay found: 34
12:31:41:setup_element:INFO: Eye window for uplink 25: ______________XXXX______________________
Data delay found: 35
12:31:41:setup_element:INFO: Eye window for uplink 26: ________________XXXXXX__________________
Data delay found: 38
12:31:41:setup_element:INFO: Eye window for uplink 27: __________________XXXXXX________________
Data delay found: 0
12:31:41:setup_element:INFO: Eye window for uplink 28: ____________________XXXXXX______________
Data delay found: 2
12:31:41:setup_element:INFO: Eye window for uplink 29: ___________________XXXXXXX______________
Data delay found: 2
12:31:41:setup_element:INFO: Eye window for uplink 30: _______________________XXXXX____________
Data delay found: 5
12:31:41:setup_element:INFO: Eye window for uplink 31: _____________________XXXXX______________
Data delay found: 3
12:31:41:setup_element:INFO: Setting the data phase to 34 for uplink 24
12:31:41:setup_element:INFO: Setting the data phase to 35 for uplink 25
12:31:41:setup_element:INFO: Setting the data phase to 38 for uplink 26
12:31:41:setup_element:INFO: Setting the data phase to 0 for uplink 27
12:31:41:setup_element:INFO: Setting the data phase to 2 for uplink 28
12:31:41:setup_element:INFO: Setting the data phase to 2 for uplink 29
12:31:41:setup_element:INFO: Setting the data phase to 5 for uplink 30
12:31:41:setup_element:INFO: Setting the data phase to 3 for uplink 31
==============================================OOO==============================================
12:31:41:setup_element:INFO: Beginning SMX ASICs map scan
12:31:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:31:41:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:31:41:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
12:31:41:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
12:31:41:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
12:31:41:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
12:31:41:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
12:31:42:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
12:31:42:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
12:31:42:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
12:31:42:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
12:31:42:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
12:31:42:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
12:31:44:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 30
Window Length: 70
Eye Windows:
Uplink 24: __________________________________________________________________XXXXXXXXX_____
Uplink 25: __________________________________________________________________XXXXXXXXX_____
Uplink 26: ____________________________________________________________________XXXXXXXX____
Uplink 27: ____________________________________________________________________XXXXXXXX____
Uplink 28: ____________________________________________________________________XXXXXXXX____
Uplink 29: ____________________________________________________________________XXXXXXXX____
Uplink 30: ____________________________________________________________________XXXXXXXX____
Uplink 31: ____________________________________________________________________XXXXXXXX____
Data phase characteristics:
Uplink 24:
Optimal Phase: 34
Window Length: 35
Eye Window: ____________XXXXX_______________________
Uplink 25:
Optimal Phase: 35
Window Length: 36
Eye Window: ______________XXXX______________________
Uplink 26:
Optimal Phase: 38
Window Length: 34
Eye Window: ________________XXXXXX__________________
Uplink 27:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
Uplink 28:
Optimal Phase: 2
Window Length: 34
Eye Window: ____________________XXXXXX______________
Uplink 29:
Optimal Phase: 2
Window Length: 33
Eye Window: ___________________XXXXXXX______________
Uplink 30:
Optimal Phase: 5
Window Length: 35
Eye Window: _______________________XXXXX____________
Uplink 31:
Optimal Phase: 3
Window Length: 35
Eye Window: _____________________XXXXX______________
==============================================OOO==============================================
12:31:44:setup_element:INFO: Performing Elink synchronization
12:31:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
12:31:44:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
12:31:44:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
12:31:44:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
12:31:44:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
12:31:44:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
12:31:44:ST3_emu_feb:DEBUG: Chip address: 0x1
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_1_30 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_1__upli_30
12:31:44:ST3_emu_feb:DEBUG: Chip address: 0x3
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_3_28 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_3__upli_28
12:31:44:ST3_emu_feb:DEBUG: Chip address: 0x5
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_5_26 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_5__upli_26
12:31:44:ST3_emu_feb:DEBUG: Chip address: 0x7
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_7_24 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_7__upli_24
12:31:44:febtest:INFO: Init all SMX (CSA): 30
12:31:51:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:31:52:febtest:INFO: 30-01 | XA-000-09-004-015-005-010-10 | 40.9 | 1147.8
12:31:52:febtest:INFO: 28-03 | XA-000-09-004-015-008-011-13 | 40.9 | 1135.9
12:31:52:febtest:INFO: 26-05 | XA-000-09-004-015-011-011-03 | 47.3 | 1118.1
12:31:52:febtest:INFO: 24-07 | XA-000-09-004-015-011-009-03 | 34.6 | 1153.7
12:31:53:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
12:31:55:ST3_smx:INFO: chip: 30-1 37.726682 C 1159.654860 mV
12:31:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:31:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:31:55:ST3_smx:INFO: Electrons
12:32:00:ST3_smx:INFO: Total # of broken channels: 3
12:32:00:ST3_smx:INFO: List of broken channels: [42, 50, 71]
12:32:00:ST3_smx:INFO: Total # of broken channels: 0
12:32:00:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:32:02:ST3_smx:INFO: chip: 28-3 40.898880 C 1147.806000 mV
12:32:02:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:32:02:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:32:02:ST3_smx:INFO: Electrons
12:32:06:ST3_smx:INFO: Total # of broken channels: 2
12:32:06:ST3_smx:INFO: List of broken channels: [21, 61]
12:32:06:ST3_smx:INFO: Total # of broken channels: 0
12:32:06:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:32:08:ST3_smx:INFO: chip: 26-5 47.250730 C 1129.995435 mV
12:32:08:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:32:08:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:32:08:ST3_smx:INFO: Electrons
12:32:13:ST3_smx:INFO: Total # of broken channels: 5
12:32:13:ST3_smx:INFO: List of broken channels: [38, 50, 97, 121, 124]
12:32:13:ST3_smx:INFO: Total # of broken channels: 0
12:32:13:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:32:15:ST3_smx:INFO: chip: 24-7 34.556970 C 1165.571835 mV
12:32:15:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:32:15:ST3_discr_histo:WARNING: Not enough entries for fit!!!
12:32:15:ST3_smx:INFO: Electrons
12:32:20:ST3_smx:INFO: Total # of broken channels: 6
12:32:20:ST3_smx:INFO: List of broken channels: [26, 35, 46, 66, 117, 125]
12:32:20:ST3_smx:INFO: Total # of broken channels: 0
12:32:20:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
12:32:20:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
12:32:20:febtest:INFO: 30-01 | XA-000-09-004-015-005-010-10 | 37.7 | 1183.3
12:32:20:febtest:INFO: 28-03 | XA-000-09-004-015-008-011-13 | 40.9 | 1165.6
12:32:21:febtest:INFO: 26-05 | XA-000-09-004-015-011-011-03 | 47.3 | 1147.8
12:32:21:febtest:INFO: 24-07 | XA-000-09-004-015-011-009-03 | 37.7 | 1183.3
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_06_18-12_31_33
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2443| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.8120', '1.848', '1.1190']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0200', '1.850', '1.3010']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0040', '1.850', '0.2696']