Go Back
FEB_2458 04.07.25 11:15:35
Info
11:15:35:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:15:35:ST3_Shared:INFO: FEB-Microcable
11:15:35:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:15:35:febtest:INFO: Testing FEB with SN 2458
==============================================OOO==============================================
11:15:36:smx_tester:INFO: Scanning setup
11:15:36:elinks:INFO: Disabling clock on downlink 0
11:15:36:elinks:INFO: Disabling clock on downlink 1
11:15:36:elinks:INFO: Disabling clock on downlink 2
11:15:36:elinks:INFO: Disabling clock on downlink 3
11:15:36:elinks:INFO: Disabling clock on downlink 4
11:15:36:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:15:36:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:15:37:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:15:37:elinks:INFO: Disabling clock on downlink 0
11:15:37:elinks:INFO: Disabling clock on downlink 1
11:15:37:elinks:INFO: Disabling clock on downlink 2
11:15:37:elinks:INFO: Disabling clock on downlink 3
11:15:37:elinks:INFO: Disabling clock on downlink 4
11:15:37:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:15:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:15:37:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:15:37:elinks:INFO: Disabling clock on downlink 0
11:15:37:elinks:INFO: Disabling clock on downlink 1
11:15:37:elinks:INFO: Disabling clock on downlink 2
11:15:37:elinks:INFO: Disabling clock on downlink 3
11:15:37:elinks:INFO: Disabling clock on downlink 4
11:15:37:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:15:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
11:15:37:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
11:15:37:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:15:37:elinks:INFO: Disabling clock on downlink 0
11:15:37:elinks:INFO: Disabling clock on downlink 1
11:15:37:elinks:INFO: Disabling clock on downlink 2
11:15:37:elinks:INFO: Disabling clock on downlink 3
11:15:37:elinks:INFO: Disabling clock on downlink 4
11:15:37:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:15:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
11:15:37:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:15:37:elinks:INFO: Disabling clock on downlink 0
11:15:37:elinks:INFO: Disabling clock on downlink 1
11:15:37:elinks:INFO: Disabling clock on downlink 2
11:15:37:elinks:INFO: Disabling clock on downlink 3
11:15:37:elinks:INFO: Disabling clock on downlink 4
11:15:37:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:15:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
11:15:37:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
11:15:37:setup_element:INFO: Scanning clock phase
11:15:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:15:37:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:15:37:setup_element:INFO: Clock phase scan results for group 0, downlink 2
11:15:37:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
11:15:37:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
11:15:37:setup_element:INFO: Eye window for uplink 26: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:15:37:setup_element:INFO: Eye window for uplink 27: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
11:15:37:setup_element:INFO: Eye window for uplink 28: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
11:15:37:setup_element:INFO: Eye window for uplink 29: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
11:15:37:setup_element:INFO: Eye window for uplink 30: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
11:15:37:setup_element:INFO: Eye window for uplink 31: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
11:15:37:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 2
==============================================OOO==============================================
11:15:37:setup_element:INFO: Scanning data phases
11:15:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:15:38:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:15:42:setup_element:INFO: Data phase scan results for group 0, downlink 2
11:15:42:setup_element:INFO: Eye window for uplink 24: ______________XXXXX_____________________
Data delay found: 36
11:15:42:setup_element:INFO: Eye window for uplink 25: ________________XXXXX___________________
Data delay found: 38
11:15:42:setup_element:INFO: Eye window for uplink 26: ________________XXXXXXX_________________
Data delay found: 39
11:15:42:setup_element:INFO: Eye window for uplink 27: __________________XXXXXXX_______________
Data delay found: 1
11:15:43:setup_element:INFO: Eye window for uplink 28: ____________________XXXXX_______________
Data delay found: 2
11:15:43:setup_element:INFO: Eye window for uplink 29: ___________________XXXXXX_______________
Data delay found: 1
11:15:43:setup_element:INFO: Eye window for uplink 30: _____________________XXXXXX_____________
Data delay found: 3
11:15:43:setup_element:INFO: Eye window for uplink 31: __________________XXXXXXX_______________
Data delay found: 1
11:15:43:setup_element:INFO: Setting the data phase to 36 for uplink 24
11:15:43:setup_element:INFO: Setting the data phase to 38 for uplink 25
11:15:43:setup_element:INFO: Setting the data phase to 39 for uplink 26
11:15:43:setup_element:INFO: Setting the data phase to 1 for uplink 27
11:15:43:setup_element:INFO: Setting the data phase to 2 for uplink 28
11:15:43:setup_element:INFO: Setting the data phase to 1 for uplink 29
11:15:43:setup_element:INFO: Setting the data phase to 3 for uplink 30
11:15:43:setup_element:INFO: Setting the data phase to 1 for uplink 31
==============================================OOO==============================================
11:15:43:setup_element:INFO: Beginning SMX ASICs map scan
11:15:43:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:15:43:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:15:43:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:15:43:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
11:15:43:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
11:15:43:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
11:15:43:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
11:15:43:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
11:15:43:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
11:15:43:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
11:15:44:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
11:15:44:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
11:15:44:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
11:15:45:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 32
Window Length: 70
Eye Windows:
Uplink 24: _____________________________________________________________________XXXXXXXX___
Uplink 25: _____________________________________________________________________XXXXXXXX___
Uplink 26: _____________________________________________________________________XXXXXXXXX__
Uplink 27: _____________________________________________________________________XXXXXXXXX__
Uplink 28: ____________________________________________________________________XXXXXXXX____
Uplink 29: ____________________________________________________________________XXXXXXXX____
Uplink 30: ____________________________________________________________________XXXXXXXXX___
Uplink 31: ____________________________________________________________________XXXXXXXXX___
Data phase characteristics:
Uplink 24:
Optimal Phase: 36
Window Length: 35
Eye Window: ______________XXXXX_____________________
Uplink 25:
Optimal Phase: 38
Window Length: 35
Eye Window: ________________XXXXX___________________
Uplink 26:
Optimal Phase: 39
Window Length: 33
Eye Window: ________________XXXXXXX_________________
Uplink 27:
Optimal Phase: 1
Window Length: 33
Eye Window: __________________XXXXXXX_______________
Uplink 28:
Optimal Phase: 2
Window Length: 35
Eye Window: ____________________XXXXX_______________
Uplink 29:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 30:
Optimal Phase: 3
Window Length: 34
Eye Window: _____________________XXXXXX_____________
Uplink 31:
Optimal Phase: 1
Window Length: 33
Eye Window: __________________XXXXXXX_______________
==============================================OOO==============================================
11:15:45:setup_element:INFO: Performing Elink synchronization
11:15:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:15:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:15:45:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:15:45:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
11:15:45:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
11:15:45:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
11:15:45:ST3_emu_feb:DEBUG: Chip address: 0x1
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_1_30 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_1_30 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_1__upli_30
11:15:46:ST3_emu_feb:DEBUG: Chip address: 0x3
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_3_28 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_3_28 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_3__upli_28
11:15:46:ST3_emu_feb:DEBUG: Chip address: 0x5
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_5_26 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_5_26 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_5__upli_26
11:15:46:ST3_emu_feb:DEBUG: Chip address: 0x7
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_7_24 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_7_24 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_B__addr_7__upli_24
11:15:46:febtest:INFO: Init all SMX (CSA): 30
11:15:53:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:15:53:febtest:INFO: 30-01 | XA-000-09-004-018-017-012-03 | 21.9 | 1171.5
11:15:53:febtest:INFO: 28-03 | XA-000-09-004-018-012-011-08 | 34.6 | 1124.0
11:15:53:febtest:INFO: 26-05 | XA-000-09-004-018-015-011-06 | 34.6 | 1130.0
11:15:54:febtest:INFO: 24-07 | XA-000-09-004-018-014-010-11 | 21.9 | 1177.4
11:15:55:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
11:15:57:ST3_smx:INFO: chip: 30-1 21.902970 C 1183.292940 mV
11:15:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:57:ST3_smx:INFO: Electrons
11:16:01:ST3_smx:INFO: Total # of broken channels: 13
11:16:01:ST3_smx:INFO: List of broken channels: [20, 32, 40, 42, 47, 59, 72, 74, 92, 93, 101, 123, 125]
11:16:01:ST3_smx:INFO: Total # of broken channels: 0
11:16:01:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:16:03:ST3_smx:INFO: chip: 28-3 34.556970 C 1135.937260 mV
11:16:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:16:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:16:03:ST3_smx:INFO: Electrons
11:16:08:ST3_smx:INFO: Total # of broken channels: 2
11:16:08:ST3_smx:INFO: List of broken channels: [48, 65]
11:16:08:ST3_smx:INFO: Total # of broken channels: 0
11:16:08:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:16:09:ST3_smx:INFO: chip: 26-5 34.556970 C 1141.874115 mV
11:16:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:16:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:16:09:ST3_smx:INFO: Electrons
11:16:14:ST3_smx:INFO: Total # of broken channels: 7
11:16:14:ST3_smx:INFO: List of broken channels: [9, 20, 31, 83, 102, 114, 126]
11:16:14:ST3_smx:INFO: Total # of broken channels: 0
11:16:14:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:16:16:ST3_smx:INFO: chip: 24-7 21.902970 C 1183.292940 mV
11:16:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:16:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:16:16:ST3_smx:INFO: Electrons
11:16:20:ST3_smx:INFO: Total # of broken channels: 8
11:16:20:ST3_smx:INFO: List of broken channels: [19, 60, 64, 66, 78, 90, 105, 121]
11:16:20:ST3_smx:INFO: Total # of broken channels: 0
11:16:20:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:16:21:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:16:21:febtest:INFO: 30-01 | XA-000-09-004-018-017-012-03 | 21.9 | 1201.0
11:16:21:febtest:INFO: 28-03 | XA-000-09-004-018-012-011-08 | 34.6 | 1153.7
11:16:21:febtest:INFO: 26-05 | XA-000-09-004-018-015-011-06 | 34.6 | 1159.7
11:16:22:febtest:INFO: 24-07 | XA-000-09-004-018-014-010-11 | 25.1 | 1206.9
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_07_04-11_15_35
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2458| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9790', '1.848', '1.3920']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0160', '1.850', '1.3090']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9947', '1.850', '0.2702']