Go Back
FEB_2469 29.07.25 14:27:00
TextEdit.txt
14:27:00:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:27:00:ST3_Shared:INFO: FEB-Microcable
14:27:00:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:27:00:febtest:INFO: Testing FEB with SN 2469
==============================================OOO==============================================
14:27:02:smx_tester:INFO: Scanning setup
14:27:02:elinks:INFO: Disabling clock on downlink 0
14:27:02:elinks:INFO: Disabling clock on downlink 1
14:27:02:elinks:INFO: Disabling clock on downlink 2
14:27:02:elinks:INFO: Disabling clock on downlink 3
14:27:02:elinks:INFO: Disabling clock on downlink 4
14:27:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:27:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
14:27:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:27:02:elinks:INFO: Disabling clock on downlink 0
14:27:02:elinks:INFO: Disabling clock on downlink 1
14:27:02:elinks:INFO: Disabling clock on downlink 2
14:27:02:elinks:INFO: Disabling clock on downlink 3
14:27:02:elinks:INFO: Disabling clock on downlink 4
14:27:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:27:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:27:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:27:02:elinks:INFO: Disabling clock on downlink 0
14:27:02:elinks:INFO: Disabling clock on downlink 1
14:27:02:elinks:INFO: Disabling clock on downlink 2
14:27:02:elinks:INFO: Disabling clock on downlink 3
14:27:02:elinks:INFO: Disabling clock on downlink 4
14:27:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:27:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
14:27:02:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
14:27:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:27:02:elinks:INFO: Disabling clock on downlink 0
14:27:02:elinks:INFO: Disabling clock on downlink 1
14:27:02:elinks:INFO: Disabling clock on downlink 2
14:27:02:elinks:INFO: Disabling clock on downlink 3
14:27:02:elinks:INFO: Disabling clock on downlink 4
14:27:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:27:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:27:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:27:02:elinks:INFO: Disabling clock on downlink 0
14:27:02:elinks:INFO: Disabling clock on downlink 1
14:27:02:elinks:INFO: Disabling clock on downlink 2
14:27:02:elinks:INFO: Disabling clock on downlink 3
14:27:02:elinks:INFO: Disabling clock on downlink 4
14:27:02:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:27:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
14:27:02:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
14:27:02:setup_element:INFO: Scanning clock phase
14:27:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:27:03:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:27:03:setup_element:INFO: Clock phase scan results for group 0, downlink 2
14:27:03:setup_element:INFO: Eye window for uplink 16: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 17: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 18: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
14:27:03:setup_element:INFO: Eye window for uplink 19: _______________________________________________________________________XXXXXXXX_
Clock Delay: 34
14:27:03:setup_element:INFO: Eye window for uplink 20: _____________________________________________________________________XXXXXXXXXX_
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 21: _____________________________________________________________________XXXXXXXXXX_
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 22: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 23: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 24: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 25: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 26: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
14:27:03:setup_element:INFO: Eye window for uplink 27: ______________________________________________________________________XXXXXXXXX_
Clock Delay: 34
14:27:03:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 29: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 30: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Eye window for uplink 31: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:27:03:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
==============================================OOO==============================================
14:27:03:setup_element:INFO: Scanning data phases
14:27:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:27:03:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:27:08:setup_element:INFO: Data phase scan results for group 0, downlink 2
14:27:08:setup_element:INFO: Eye window for uplink 16: ___XXXX_________________________________
Data delay found: 24
14:27:08:setup_element:INFO: Eye window for uplink 17: _XXXXX__________________________________
Data delay found: 23
14:27:08:setup_element:INFO: Eye window for uplink 18: ___XXXXXX_______________________________
Data delay found: 25
14:27:08:setup_element:INFO: Eye window for uplink 19: ___XXXXXX_______________________________
Data delay found: 25
14:27:08:setup_element:INFO: Eye window for uplink 20: ___XXXXX________________________________
Data delay found: 25
14:27:08:setup_element:INFO: Eye window for uplink 21: ____XXXXX_______________________________
Data delay found: 26
14:27:08:setup_element:INFO: Eye window for uplink 22: __XXXXX_________________________________
Data delay found: 24
14:27:08:setup_element:INFO: Eye window for uplink 23: XXXXX__________________________________X
Data delay found: 21
14:27:08:setup_element:INFO: Eye window for uplink 24: ____________XXXXXX______________________
Data delay found: 34
14:27:08:setup_element:INFO: Eye window for uplink 25: _____________XXXXXX_____________________
Data delay found: 35
14:27:08:setup_element:INFO: Eye window for uplink 26: ________________XXXXXXX_________________
Data delay found: 39
14:27:08:setup_element:INFO: Eye window for uplink 27: __________________XXXXXXX_______________
Data delay found: 1
14:27:08:setup_element:INFO: Eye window for uplink 28: ___________________XXXXXX_______________
Data delay found: 1
14:27:08:setup_element:INFO: Eye window for uplink 29: __________________XXXXXXX_______________
Data delay found: 1
14:27:08:setup_element:INFO: Eye window for uplink 30: ___________________XXXXXX_______________
Data delay found: 1
14:27:08:setup_element:INFO: Eye window for uplink 31: _________________XXXXXXX________________
Data delay found: 0
14:27:08:setup_element:INFO: Setting the data phase to 24 for uplink 16
14:27:08:setup_element:INFO: Setting the data phase to 23 for uplink 17
14:27:08:setup_element:INFO: Setting the data phase to 25 for uplink 18
14:27:08:setup_element:INFO: Setting the data phase to 25 for uplink 19
14:27:08:setup_element:INFO: Setting the data phase to 25 for uplink 20
14:27:08:setup_element:INFO: Setting the data phase to 26 for uplink 21
14:27:09:setup_element:INFO: Setting the data phase to 24 for uplink 22
14:27:09:setup_element:INFO: Setting the data phase to 21 for uplink 23
14:27:09:setup_element:INFO: Setting the data phase to 34 for uplink 24
14:27:09:setup_element:INFO: Setting the data phase to 35 for uplink 25
14:27:09:setup_element:INFO: Setting the data phase to 39 for uplink 26
14:27:09:setup_element:INFO: Setting the data phase to 1 for uplink 27
14:27:09:setup_element:INFO: Setting the data phase to 1 for uplink 28
14:27:09:setup_element:INFO: Setting the data phase to 1 for uplink 29
14:27:09:setup_element:INFO: Setting the data phase to 1 for uplink 30
14:27:09:setup_element:INFO: Setting the data phase to 0 for uplink 31
==============================================OOO==============================================
14:27:09:setup_element:INFO: Beginning SMX ASICs map scan
14:27:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:27:09:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:27:09:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
14:27:09:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
14:27:09:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
14:27:09:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
14:27:09:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
14:27:09:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
14:27:09:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
14:27:09:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
14:27:09:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
14:27:09:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
14:27:09:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
14:27:09:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
14:27:09:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
14:27:10:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
14:27:10:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
14:27:10:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
14:27:10:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
14:27:10:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
14:27:10:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
14:27:11:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 70
Eye Windows:
Uplink 16: ______________________________________________________________________XXXXXXXX__
Uplink 17: ______________________________________________________________________XXXXXXXX__
Uplink 18: _______________________________________________________________________XXXXXXXX_
Uplink 19: _______________________________________________________________________XXXXXXXX_
Uplink 20: _____________________________________________________________________XXXXXXXXXX_
Uplink 21: _____________________________________________________________________XXXXXXXXXX_
Uplink 22: ______________________________________________________________________XXXXXXXX__
Uplink 23: ______________________________________________________________________XXXXXXXX__
Uplink 24: ______________________________________________________________________XXXXXXXX__
Uplink 25: ______________________________________________________________________XXXXXXXX__
Uplink 26: ______________________________________________________________________XXXXXXXXX_
Uplink 27: ______________________________________________________________________XXXXXXXXX_
Uplink 28: ______________________________________________________________________XXXXXXXX__
Uplink 29: ______________________________________________________________________XXXXXXXX__
Uplink 30: ______________________________________________________________________XXXXXXXX__
Uplink 31: ______________________________________________________________________XXXXXXXX__
Data phase characteristics:
Uplink 16:
Optimal Phase: 24
Window Length: 36
Eye Window: ___XXXX_________________________________
Uplink 17:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 18:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 19:
Optimal Phase: 25
Window Length: 34
Eye Window: ___XXXXXX_______________________________
Uplink 20:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 21:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 22:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 23:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 24:
Optimal Phase: 34
Window Length: 34
Eye Window: ____________XXXXXX______________________
Uplink 25:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 26:
Optimal Phase: 39
Window Length: 33
Eye Window: ________________XXXXXXX_________________
Uplink 27:
Optimal Phase: 1
Window Length: 33
Eye Window: __________________XXXXXXX_______________
Uplink 28:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 29:
Optimal Phase: 1
Window Length: 33
Eye Window: __________________XXXXXXX_______________
Uplink 30:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 31:
Optimal Phase: 0
Window Length: 33
Eye Window: _________________XXXXXXX________________
==============================================OOO==============================================
14:27:11:setup_element:INFO: Performing Elink synchronization
14:27:11:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:27:11:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:27:11:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
14:27:11:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
14:27:11:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
14:27:11:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x0
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x1
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x2
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x3
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x4
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x5
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x6
14:27:12:ST3_emu_feb:DEBUG: Chip address: 0x7
14:27:12:febtest:INFO: Init all SMX (CSA): 30
14:27:26:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:27:26:febtest:INFO: 23-00 | XA-000-09-004-011-008-002-06 | 34.6 | 1171.5
14:27:26:febtest:INFO: 30-01 | XA-000-09-004-011-013-024-10 | 28.2 | 1183.3
14:27:26:febtest:INFO: 21-02 | XA-000-09-004-011-013-025-10 | 31.4 | 1183.3
14:27:26:febtest:INFO: 28-03 | XA-000-09-004-032-011-025-06 | 28.2 | 1183.3
14:27:27:febtest:INFO: 19-04 | XA-000-09-004-011-013-026-10 | 31.4 | 1183.3
14:27:27:febtest:INFO: 26-05 | XA-000-09-004-032-009-002-02 | 31.4 | 1177.4
14:27:27:febtest:INFO: 17-06 | XA-000-09-004-011-011-002-08 | 40.9 | 1165.6
14:27:27:febtest:INFO: 24-07 | XA-000-09-004-011-010-027-02 | 40.9 | 1141.9
14:27:28:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
14:27:31:ST3_smx:INFO: chip: 23-0 37.726682 C 1183.292940 mV
14:27:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:31:ST3_smx:INFO: Electrons
14:27:35:ST3_smx:INFO: Total # of broken channels: 7
14:27:35:ST3_smx:INFO: List of broken channels: [21, 27, 62, 84, 86, 108, 127]
14:27:35:ST3_smx:INFO: Total # of broken channels: 0
14:27:35:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:27:37:ST3_smx:INFO: chip: 30-1 28.225000 C 1200.969315 mV
14:27:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:37:ST3_smx:INFO: Electrons
14:27:42:ST3_smx:INFO: Total # of broken channels: 6
14:27:42:ST3_smx:INFO: List of broken channels: [46, 54, 78, 91, 92, 96]
14:27:42:ST3_smx:INFO: Total # of broken channels: 0
14:27:42:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:27:44:ST3_smx:INFO: chip: 21-2 31.389742 C 1195.082160 mV
14:27:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:44:ST3_smx:INFO: Electrons
14:27:49:ST3_smx:INFO: Total # of broken channels: 8
14:27:49:ST3_smx:INFO: List of broken channels: [43, 55, 67, 94, 96, 100, 117, 120]
14:27:49:ST3_smx:INFO: Total # of broken channels: 0
14:27:49:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:27:51:ST3_smx:INFO: chip: 28-3 28.225000 C 1200.969315 mV
14:27:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:51:ST3_smx:INFO: Electrons
14:27:55:ST3_smx:INFO: Total # of broken channels: 9
14:27:55:ST3_smx:INFO: List of broken channels: [12, 24, 32, 39, 43, 109, 111, 120, 123]
14:27:55:ST3_smx:INFO: Total # of broken channels: 2
14:27:55:ST3_smx:INFO: List of broken channels: [40, 116]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:27:57:ST3_smx:INFO: chip: 19-4 34.556970 C 1200.969315 mV
14:27:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:27:57:ST3_smx:INFO: Electrons
14:28:02:ST3_smx:INFO: Total # of broken channels: 8
14:28:02:ST3_smx:INFO: List of broken channels: [3, 15, 20, 34, 47, 97, 102, 118]
14:28:02:ST3_smx:INFO: Total # of broken channels: 0
14:28:02:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:28:04:ST3_smx:INFO: chip: 26-5 31.389742 C 1189.190035 mV
14:28:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:28:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:28:04:ST3_smx:INFO: Electrons
14:28:08:ST3_smx:INFO: Total # of broken channels: 9
14:28:08:ST3_smx:INFO: List of broken channels: [0, 4, 10, 28, 82, 89, 107, 110, 112]
14:28:08:ST3_smx:INFO: Total # of broken channels: 2
14:28:08:ST3_smx:INFO: List of broken channels: [72, 100]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:28:10:ST3_smx:INFO: chip: 17-6 40.898880 C 1183.292940 mV
14:28:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:28:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:28:10:ST3_smx:INFO: Electrons
14:28:15:ST3_smx:INFO: Total # of broken channels: 4
14:28:15:ST3_smx:INFO: List of broken channels: [39, 42, 64, 108]
14:28:15:ST3_smx:INFO: Total # of broken channels: 0
14:28:15:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:28:17:ST3_smx:INFO: chip: 24-7 44.073563 C 1153.732915 mV
14:28:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:28:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:28:17:ST3_smx:INFO: Electrons
14:28:22:ST3_smx:INFO: Total # of broken channels: 11
14:28:22:ST3_smx:INFO: List of broken channels: [2, 3, 47, 58, 63, 77, 82, 85, 97, 101, 124]
14:28:22:ST3_smx:INFO: Total # of broken channels: 0
14:28:22:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:28:22:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:28:22:febtest:INFO: 23-00 | XA-000-09-004-011-008-002-06 | 37.7 | 1201.0
14:28:22:febtest:INFO: 30-01 | XA-000-09-004-011-013-024-10 | 28.2 | 1224.5
14:28:23:febtest:INFO: 21-02 | XA-000-09-004-011-013-025-10 | 34.6 | 1218.6
14:28:23:febtest:INFO: 28-03 | XA-000-09-004-032-011-025-06 | 31.4 | 1218.6
14:28:23:febtest:INFO: 19-04 | XA-000-09-004-011-013-026-10 | 34.6 | 1224.5
14:28:23:febtest:INFO: 26-05 | XA-000-09-004-032-009-002-02 | 31.4 | 1206.9
14:28:24:febtest:INFO: 17-06 | XA-000-09-004-011-011-002-08 | 44.1 | 1212.7
14:28:24:febtest:INFO: 24-07 | XA-000-09-004-011-010-027-02 | 44.1 | 1177.4
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_07_29-14_27_00
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2469| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.8430', '1.848', '2.1650']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9710', '1.850', '2.5810']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9610', '1.850', '0.5171']