Go Back
FEB_263 31.10.24 14:29:19
TextEdit.txt
14:29:19:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:29:19:ST3_Shared:INFO: FEB-Microcable
14:29:19:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:29:19:febtest:INFO: Testing FEB with SN 263
14:29:21:smx_tester:INFO: Scanning setup
14:29:21:elinks:INFO: Disabling clock on downlink 0
14:29:21:elinks:INFO: Disabling clock on downlink 1
14:29:21:elinks:INFO: Disabling clock on downlink 2
14:29:21:elinks:INFO: Disabling clock on downlink 3
14:29:21:elinks:INFO: Disabling clock on downlink 4
14:29:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:29:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
14:29:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:29:21:elinks:INFO: Disabling clock on downlink 0
14:29:21:elinks:INFO: Disabling clock on downlink 1
14:29:21:elinks:INFO: Disabling clock on downlink 2
14:29:21:elinks:INFO: Disabling clock on downlink 3
14:29:21:elinks:INFO: Disabling clock on downlink 4
14:29:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:29:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:29:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:29:21:elinks:INFO: Disabling clock on downlink 0
14:29:21:elinks:INFO: Disabling clock on downlink 1
14:29:21:elinks:INFO: Disabling clock on downlink 2
14:29:21:elinks:INFO: Disabling clock on downlink 3
14:29:21:elinks:INFO: Disabling clock on downlink 4
14:29:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:29:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:29:21:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:29:21:elinks:INFO: Disabling clock on downlink 0
14:29:21:elinks:INFO: Disabling clock on downlink 1
14:29:21:elinks:INFO: Disabling clock on downlink 2
14:29:21:elinks:INFO: Disabling clock on downlink 3
14:29:21:elinks:INFO: Disabling clock on downlink 4
14:29:21:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:29:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 24
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 25
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 26
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 27
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 28
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 29
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 30
14:29:22:setup_element:INFO: SOS detected for group 0, downlink 3, uplink 31
14:29:22:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:29:22:elinks:INFO: Disabling clock on downlink 0
14:29:22:elinks:INFO: Disabling clock on downlink 1
14:29:22:elinks:INFO: Disabling clock on downlink 2
14:29:22:elinks:INFO: Disabling clock on downlink 3
14:29:22:elinks:INFO: Disabling clock on downlink 4
14:29:22:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:29:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
14:29:22:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
14:29:22:setup_element:INFO: Scanning clock phase
14:29:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:29:22:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [3]
14:29:22:setup_element:INFO: Clock phase scan results for group 0, downlink 3
14:29:22:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
14:29:22:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________________________
Clock Delay: 40
14:29:22:setup_element:INFO: Eye window for uplink 26: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
14:29:22:setup_element:INFO: Eye window for uplink 27: ______________________________________________________________________XXXXXX____
Clock Delay: 32
14:29:22:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:29:22:setup_element:INFO: Eye window for uplink 29: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
14:29:22:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXX_X__
Clock Delay: 34
14:29:22:setup_element:INFO: Eye window for uplink 31: ______________________________________________________________________XXXXXX____
Clock Delay: 32
14:29:22:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 3
==============================================OOO==============================================
14:29:22:setup_element:INFO: Scanning data phases
14:29:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:29:22:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [3]
14:29:27:setup_element:INFO: Data phase scan results for group 0, downlink 3
14:29:27:setup_element:INFO: Eye window for uplink 24: XXXX__________________________________XX
Data delay found: 20
14:29:27:setup_element:INFO: Eye window for uplink 25: __XXXX__________________________________
Data delay found: 23
14:29:27:setup_element:INFO: Eye window for uplink 26: XX____________________XXXXXXXXXXXXXXXXXX
Data delay found: 11
14:29:28:setup_element:INFO: Eye window for uplink 27: ____XXXX________________________________
Data delay found: 25
14:29:28:setup_element:INFO: Eye window for uplink 28: _________XXXX___________________________
Data delay found: 30
14:29:28:setup_element:INFO: Eye window for uplink 29: _________XXXXX__________________________
Data delay found: 31
14:29:28:setup_element:INFO: Eye window for uplink 30: _______XXXXXX___________________________
Data delay found: 29
14:29:28:setup_element:INFO: Eye window for uplink 31: ____XXXXX_______________________________
Data delay found: 26
14:29:28:setup_element:INFO: Setting the data phase to 20 for uplink 24
14:29:28:setup_element:INFO: Setting the data phase to 23 for uplink 25
14:29:28:setup_element:INFO: Setting the data phase to 11 for uplink 26
14:29:28:setup_element:INFO: Setting the data phase to 25 for uplink 27
14:29:28:setup_element:INFO: Setting the data phase to 30 for uplink 28
14:29:28:setup_element:INFO: Setting the data phase to 31 for uplink 29
14:29:28:setup_element:INFO: Setting the data phase to 29 for uplink 30
14:29:28:setup_element:INFO: Setting the data phase to 26 for uplink 31
==============================================OOO==============================================
14:29:28:setup_element:INFO: Beginning SMX ASICs map scan
14:29:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:29:28:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [3]
14:29:28:master:INFO: Setting encoding mode EOS for groups [0], downlinks [3]
14:29:28:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [3]
14:29:28:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
14:29:28:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 28
14:29:28:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 24
14:29:28:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 29
14:29:28:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 25
14:29:28:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 30
14:29:29:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
14:29:29:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 31
14:29:29:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 27
14:29:30:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 3
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 28)
ASIC address 0x1: (ASIC uplink, uplink): (0, 24)
ASIC address 0x2: (ASIC uplink, uplink): (0, 29)
ASIC address 0x3: (ASIC uplink, uplink): (0, 25)
ASIC address 0x4: (ASIC uplink, uplink): (0, 30)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26)
ASIC address 0x6: (ASIC uplink, uplink): (0, 31)
ASIC address 0x7: (ASIC uplink, uplink): (0, 27)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 71
Eye Windows:
Uplink 24: _____________________________________________________________________XXXXXXX____
Uplink 25: ________________________________________________________________________________
Uplink 26: _____________________________________________________________________XXXXXXX____
Uplink 27: ______________________________________________________________________XXXXXX____
Uplink 28: ______________________________________________________________________XXXXXXXX__
Uplink 29: _______________________________________________________________________XXXXXXX__
Uplink 30: _______________________________________________________________________XXXXX_X__
Uplink 31: ______________________________________________________________________XXXXXX____
Data phase characteristics:
Uplink 24:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 25:
Optimal Phase: 23
Window Length: 36
Eye Window: __XXXX__________________________________
Uplink 26:
Optimal Phase: 11
Window Length: 20
Eye Window: XX____________________XXXXXXXXXXXXXXXXXX
Uplink 27:
Optimal Phase: 25
Window Length: 36
Eye Window: ____XXXX________________________________
Uplink 28:
Optimal Phase: 30
Window Length: 36
Eye Window: _________XXXX___________________________
Uplink 29:
Optimal Phase: 31
Window Length: 35
Eye Window: _________XXXXX__________________________
Uplink 30:
Optimal Phase: 29
Window Length: 34
Eye Window: _______XXXXXX___________________________
Uplink 31:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
==============================================OOO==============================================
14:29:30:setup_element:INFO: Performing Elink synchronization
14:29:30:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:29:30:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [3]
14:29:30:master:INFO: Setting encoding mode EOS for groups [0], downlinks [3]
14:29:30:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [3]
==============================================OOO==============================================
14:29:30:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 3
14:29:30:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 3 | 0 | [28] | 1 | [(0, 28)]
1 | [0] | 3 | 0 | [24] | 1 | [(0, 24)]
2 | [0] | 3 | 0 | [29] | 1 | [(0, 29)]
3 | [0] | 3 | 0 | [25] | 1 | [(0, 25)]
4 | [0] | 3 | 0 | [30] | 1 | [(0, 30)]
5 | [0] | 3 | 0 | [26] | 1 | [(0, 26)]
6 | [0] | 3 | 0 | [31] | 1 | [(0, 31)]
7 | [0] | 3 | 0 | [27] | 1 | [(0, 27)]
|_________________________________________________________________________|
14:29:31:febtest:INFO: Init all SMX (CSA): 30
14:29:46:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:29:46:febtest:INFO: 28-00 | XA-000-09-004-005-004-019-06 | 40.9 | 1141.9
14:29:46:febtest:INFO: 24-01 | XA-000-09-004-004-002-018-11 | 31.4 | 1165.6
14:29:46:febtest:INFO: 29-02 | XA-000-09-004-004-002-019-11 | 44.1 | 1135.9
14:29:46:febtest:INFO: 25-03 | XA-000-09-004-004-002-017-11 | 28.2 | 1165.6
14:29:47:febtest:INFO: 30-04 | XA-000-09-004-004-003-020-06 | 37.7 | 1159.7
14:29:47:febtest:INFO: 26-05 | XA-000-09-004-004-002-015-12 | 44.1 | 1118.1
14:29:47:febtest:INFO: 31-06 | XA-000-09-004-004-003-021-06 | 50.4 | 1112.1
14:29:47:febtest:INFO: 27-07 | XA-000-09-004-004-002-014-12 | 44.1 | 1118.1
14:29:48:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
14:29:50:ST3_smx:INFO: chip: 28-0 40.898880 C 1153.732915 mV
14:29:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:29:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:29:50:ST3_smx:INFO: Electrons
14:29:50:ST3_smx:INFO: # loops 0
14:29:52:ST3_smx:INFO: # loops 1
14:29:54:ST3_smx:INFO: # loops 2
14:29:55:ST3_smx:INFO: Total # of broken channels: 0
14:29:55:ST3_smx:INFO: List of broken channels: []
14:29:55:ST3_smx:INFO: Total # of broken channels: 3
14:29:55:ST3_smx:INFO: List of broken channels: [1, 3, 5]
14:29:57:ST3_smx:INFO: chip: 24-1 31.389742 C 1183.292940 mV
14:29:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:29:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:29:57:ST3_smx:INFO: Electrons
14:29:57:ST3_smx:INFO: # loops 0
14:29:59:ST3_smx:INFO: # loops 1
14:30:00:ST3_smx:INFO: # loops 2
14:30:02:ST3_smx:INFO: Total # of broken channels: 0
14:30:02:ST3_smx:INFO: List of broken channels: []
14:30:02:ST3_smx:INFO: Total # of broken channels: 0
14:30:02:ST3_smx:INFO: List of broken channels: []
14:30:04:ST3_smx:INFO: chip: 29-2 40.898880 C 1147.806000 mV
14:30:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:04:ST3_smx:INFO: Electrons
14:30:04:ST3_smx:INFO: # loops 0
14:30:05:ST3_smx:INFO: # loops 1
14:30:07:ST3_smx:INFO: # loops 2
14:30:09:ST3_smx:INFO: Total # of broken channels: 0
14:30:09:ST3_smx:INFO: List of broken channels: []
14:30:09:ST3_smx:INFO: Total # of broken channels: 39
14:30:09:ST3_smx:INFO: List of broken channels: [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 75, 81, 83]
14:30:10:ST3_smx:INFO: chip: 25-3 28.225000 C 1177.390875 mV
14:30:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:11:ST3_smx:INFO: Electrons
14:30:11:ST3_smx:INFO: # loops 0
14:30:12:ST3_smx:INFO: # loops 1
14:30:14:ST3_smx:INFO: # loops 2
14:30:15:ST3_smx:INFO: Total # of broken channels: 0
14:30:15:ST3_smx:INFO: List of broken channels: []
14:30:15:ST3_smx:INFO: Total # of broken channels: 41
14:30:15:ST3_smx:INFO: List of broken channels: [6, 22, 34, 36, 40, 46, 48, 50, 52, 54, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104, 106, 110, 112, 114, 116, 118, 120]
14:30:17:ST3_smx:INFO: chip: 30-4 37.726682 C 1165.571835 mV
14:30:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:17:ST3_smx:INFO: Electrons
14:30:17:ST3_smx:INFO: # loops 0
14:30:19:ST3_smx:INFO: # loops 1
14:30:20:ST3_smx:INFO: # loops 2
14:30:22:ST3_smx:INFO: Total # of broken channels: 0
14:30:22:ST3_smx:INFO: List of broken channels: []
14:30:22:ST3_smx:INFO: Total # of broken channels: 16
14:30:22:ST3_smx:INFO: List of broken channels: [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 33]
14:30:24:ST3_smx:INFO: chip: 26-5 44.073563 C 1129.995435 mV
14:30:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:24:ST3_smx:INFO: Electrons
14:30:24:ST3_smx:INFO: # loops 0
14:30:26:ST3_smx:INFO: # loops 1
14:30:27:ST3_smx:INFO: # loops 2
14:30:29:ST3_smx:INFO: Total # of broken channels: 0
14:30:29:ST3_smx:INFO: List of broken channels: []
14:30:29:ST3_smx:INFO: Total # of broken channels: 19
14:30:29:ST3_smx:INFO: List of broken channels: [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 79]
14:30:31:ST3_smx:INFO: chip: 31-6 50.430383 C 1124.048640 mV
14:30:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:31:ST3_smx:INFO: Electrons
14:30:31:ST3_smx:INFO: # loops 0
14:30:32:ST3_smx:INFO: # loops 1
14:30:34:ST3_smx:INFO: # loops 2
14:30:36:ST3_smx:INFO: Total # of broken channels: 0
14:30:36:ST3_smx:INFO: List of broken channels: []
14:30:36:ST3_smx:INFO: Total # of broken channels: 8
14:30:36:ST3_smx:INFO: List of broken channels: [2, 4, 6, 8, 16, 18, 22, 24]
14:30:37:ST3_smx:INFO: chip: 27-7 44.073563 C 1129.995435 mV
14:30:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:30:37:ST3_smx:INFO: Electrons
14:30:37:ST3_smx:INFO: # loops 0
14:30:39:ST3_smx:INFO: # loops 1
14:30:41:ST3_smx:INFO: # loops 2
14:30:42:ST3_smx:INFO: Total # of broken channels: 0
14:30:42:ST3_smx:INFO: List of broken channels: []
14:30:42:ST3_smx:INFO: Total # of broken channels: 9
14:30:42:ST3_smx:INFO: List of broken channels: [6, 8, 10, 14, 16, 18, 20, 26, 40]
14:30:42:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:30:43:febtest:INFO: 28-00 | XA-000-09-004-005-004-019-06 | 40.9 | 1171.5
14:30:43:febtest:INFO: 24-01 | XA-000-09-004-004-002-018-11 | 31.4 | 1218.6
14:30:43:febtest:INFO: 29-02 | XA-000-09-004-004-002-019-11 | 40.9 | 1171.5
14:30:43:febtest:INFO: 25-03 | XA-000-09-004-004-002-017-11 | 28.2 | 1201.0
14:30:44:febtest:INFO: 30-04 | XA-000-09-004-004-003-020-06 | 37.7 | 1189.2
14:30:44:febtest:INFO: 26-05 | XA-000-09-004-004-002-015-12 | 47.3 | 1153.7
14:30:44:febtest:INFO: 31-06 | XA-000-09-004-004-003-021-06 | 53.6 | 1147.8
14:30:44:febtest:INFO: 27-07 | XA-000-09-004-004-002-014-12 | 44.1 | 1147.8
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_10_31-14_29_19
OPERATOR : Robert V.; Irakli K.;
SITE : GSI | SETUP : GSI_TEST_SETUP_2
------------------------------------------------------------
| FEB_SN : 263| FEB_TYPE : 8.1| FEB_UPLINKS : 1| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.8290', '1.849', '2.4660']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0040', '1.850', '2.6120']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9770', '1.850', '0.5300']