Go Back
FEB_6001 17.06.25 11:14:56
Info
11:14:56:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:14:56:ST3_Shared:INFO: FEB-Microcable
11:14:56:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:14:56:febtest:INFO: Testing FEB with SN 6001
==============================================OOO==============================================
11:14:57:smx_tester:INFO: Scanning setup
11:14:57:elinks:INFO: Disabling clock on downlink 0
11:14:57:elinks:INFO: Disabling clock on downlink 1
11:14:57:elinks:INFO: Disabling clock on downlink 2
11:14:57:elinks:INFO: Disabling clock on downlink 3
11:14:57:elinks:INFO: Disabling clock on downlink 4
11:14:57:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:14:57:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:14:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:14:58:elinks:INFO: Disabling clock on downlink 0
11:14:58:elinks:INFO: Disabling clock on downlink 1
11:14:58:elinks:INFO: Disabling clock on downlink 2
11:14:58:elinks:INFO: Disabling clock on downlink 3
11:14:58:elinks:INFO: Disabling clock on downlink 4
11:14:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:14:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:14:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:14:58:elinks:INFO: Disabling clock on downlink 0
11:14:58:elinks:INFO: Disabling clock on downlink 1
11:14:58:elinks:INFO: Disabling clock on downlink 2
11:14:58:elinks:INFO: Disabling clock on downlink 3
11:14:58:elinks:INFO: Disabling clock on downlink 4
11:14:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:14:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 0
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 1
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 2
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 3
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 4
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 5
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 6
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 7
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 14
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 15
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 32
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 33
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 34
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 35
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 36
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 37
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 38
11:14:58:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 39
11:14:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:14:58:elinks:INFO: Disabling clock on downlink 0
11:14:58:elinks:INFO: Disabling clock on downlink 1
11:14:58:elinks:INFO: Disabling clock on downlink 2
11:14:58:elinks:INFO: Disabling clock on downlink 3
11:14:58:elinks:INFO: Disabling clock on downlink 4
11:14:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:14:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
11:14:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:14:58:elinks:INFO: Disabling clock on downlink 0
11:14:58:elinks:INFO: Disabling clock on downlink 1
11:14:58:elinks:INFO: Disabling clock on downlink 2
11:14:58:elinks:INFO: Disabling clock on downlink 3
11:14:58:elinks:INFO: Disabling clock on downlink 4
11:14:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:14:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
11:14:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
11:14:58:setup_element:INFO: Scanning clock phase
11:14:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:14:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:14:59:setup_element:INFO: Clock phase scan results for group 0, downlink 2
11:14:59:setup_element:INFO: Eye window for uplink 0 : XXXXXXXX___________________________________________________________________XXXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 1 : XXXXXXX_____________________________________________________________________XXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 2 : XXXXXXXX___________________________________________________________________XXXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 3 : XXXXXXX_____________________________________________________________________XXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 4 : XXXXXXXX___________________________________________________________________XXXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 5 : XXXXXXX_____________________________________________________________________XXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 6 : XXXXXXXX___________________________________________________________________XXXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 7 : XXXXXXX_____________________________________________________________________XXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 14: XXXXXXXX___________________________________________________________________XXXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 15: XXXXXXX_____________________________________________________________________XXXX
Clock Delay: 41
11:14:59:setup_element:INFO: Eye window for uplink 24: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
11:14:59:setup_element:INFO: Eye window for uplink 25: XXXXXXX___________________________________________________________________XXXXXX
Clock Delay: 40
11:14:59:setup_element:INFO: Eye window for uplink 32: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
11:14:59:setup_element:INFO: Eye window for uplink 33: XXXXXXX___________________________________________________________________XXXXXX
Clock Delay: 40
11:14:59:setup_element:INFO: Eye window for uplink 34: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
11:14:59:setup_element:INFO: Eye window for uplink 35: XXXXXXX___________________________________________________________________XXXXXX
Clock Delay: 40
11:14:59:setup_element:INFO: Eye window for uplink 36: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
11:14:59:setup_element:INFO: Eye window for uplink 37: XXXXXXX___________________________________________________________________XXXXXX
Clock Delay: 40
11:14:59:setup_element:INFO: Eye window for uplink 38: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
11:14:59:setup_element:INFO: Eye window for uplink 39: XXXXXXX___________________________________________________________________XXXXXX
Clock Delay: 40
11:14:59:setup_element:INFO: Setting the clock phase to 40 for group 0, downlink 2
==============================================OOO==============================================
11:14:59:setup_element:INFO: Scanning data phases
11:14:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:14:59:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:15:04:setup_element:INFO: Data phase scan results for group 0, downlink 2
11:15:04:setup_element:INFO: Eye window for uplink 0 : XX_________________________________XXXXX
Data delay found: 18
11:15:04:setup_element:INFO: Eye window for uplink 1 : __XXXXX_________________________________
Data delay found: 24
11:15:04:setup_element:INFO: Eye window for uplink 2 : XXXX_________________________________XXX
Data delay found: 20
11:15:04:setup_element:INFO: Eye window for uplink 3 : ____XXXXX_______________________________
Data delay found: 26
11:15:04:setup_element:INFO: Eye window for uplink 4 : XXXX_________________________________XXX
Data delay found: 20
11:15:04:setup_element:INFO: Eye window for uplink 5 : _____XXXXX______________________________
Data delay found: 27
11:15:04:setup_element:INFO: Eye window for uplink 6 : ________________________________XXXXXX__
Data delay found: 14
11:15:04:setup_element:INFO: Eye window for uplink 7 : _XXXXXXX________________________________
Data delay found: 24
11:15:04:setup_element:INFO: Eye window for uplink 14: _________________________________XXXXX__
Data delay found: 15
11:15:04:setup_element:INFO: Eye window for uplink 15: ___XXXXX________________________________
Data delay found: 25
11:15:04:setup_element:INFO: Eye window for uplink 24: XXX_________________________________XXXX
Data delay found: 19
11:15:04:setup_element:INFO: Eye window for uplink 25: __________________________________XXXXX_
Data delay found: 16
11:15:04:setup_element:INFO: Eye window for uplink 32: XXX___________________________________XX
Data delay found: 20
11:15:04:setup_element:INFO: Eye window for uplink 33: X_________________________________XXXXXX
Data delay found: 17
11:15:04:setup_element:INFO: Eye window for uplink 34: XXXXX_______________________________XXXX
Data delay found: 20
11:15:04:setup_element:INFO: Eye window for uplink 35: X__________________________________XXXXX
Data delay found: 17
11:15:04:setup_element:INFO: Eye window for uplink 36: XXX__________________________________XXX
Data delay found: 19
11:15:04:setup_element:INFO: Eye window for uplink 37: X__________________________________XXXXX
Data delay found: 17
11:15:04:setup_element:INFO: Eye window for uplink 38: X__________________________________XXXXX
Data delay found: 17
11:15:04:setup_element:INFO: Eye window for uplink 39: X________________________________XXXXXXX
Data delay found: 16
11:15:04:setup_element:INFO: Setting the data phase to 18 for uplink 0
11:15:04:setup_element:INFO: Setting the data phase to 24 for uplink 1
11:15:04:setup_element:INFO: Setting the data phase to 20 for uplink 2
11:15:04:setup_element:INFO: Setting the data phase to 26 for uplink 3
11:15:04:setup_element:INFO: Setting the data phase to 20 for uplink 4
11:15:04:setup_element:INFO: Setting the data phase to 27 for uplink 5
11:15:04:setup_element:INFO: Setting the data phase to 14 for uplink 6
11:15:04:setup_element:INFO: Setting the data phase to 24 for uplink 7
11:15:04:setup_element:INFO: Setting the data phase to 15 for uplink 14
11:15:04:setup_element:INFO: Setting the data phase to 25 for uplink 15
11:15:04:setup_element:INFO: Setting the data phase to 19 for uplink 24
11:15:04:setup_element:INFO: Setting the data phase to 16 for uplink 25
11:15:04:setup_element:INFO: Setting the data phase to 20 for uplink 32
11:15:04:setup_element:INFO: Setting the data phase to 17 for uplink 33
11:15:04:setup_element:INFO: Setting the data phase to 20 for uplink 34
11:15:04:setup_element:INFO: Setting the data phase to 17 for uplink 35
11:15:04:setup_element:INFO: Setting the data phase to 19 for uplink 36
11:15:04:setup_element:INFO: Setting the data phase to 17 for uplink 37
11:15:04:setup_element:INFO: Setting the data phase to 17 for uplink 38
11:15:04:setup_element:INFO: Setting the data phase to 16 for uplink 39
==============================================OOO==============================================
11:15:04:setup_element:INFO: Beginning SMX ASICs map scan
11:15:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:15:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:15:04:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:15:04:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
11:15:04:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 14, 15, 24, 25, 32, 33, 34, 35, 36, 37, 38, 39]
11:15:04:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 15
11:15:04:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 1
11:15:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 2, uplink 3
11:15:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 3, uplink 5
11:15:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 4, uplink 7
11:15:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 24
11:15:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 38
11:15:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 2, uplink 36
11:15:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 3, uplink 34
11:15:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 4, uplink 32
11:15:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 14
11:15:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 0
11:15:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 2, uplink 2
11:15:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 3, uplink 4
11:15:05:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 4, uplink 6
11:15:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 25
11:15:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 39
11:15:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 2, uplink 37
11:15:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 3, uplink 35
11:15:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 4, uplink 33
11:15:07:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 14, 15, 24, 25, 32, 33, 34, 35, 36, 37, 38, 39]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 15), (1, 1), (2, 3), (3, 5), (4, 7)
ASIC address 0x3: (ASIC uplink, uplink): (0, 24), (1, 38), (2, 36), (3, 34), (4, 32)
ASIC address 0x5: (ASIC uplink, uplink): (0, 14), (1, 0), (2, 2), (3, 4), (4, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 25), (1, 39), (2, 37), (3, 35), (4, 33)
Clock Phase Characteristic:
Optimal Phase: 40
Window Length: 66
Eye Windows:
Uplink 0: XXXXXXXX___________________________________________________________________XXXXX
Uplink 1: XXXXXXX_____________________________________________________________________XXXX
Uplink 2: XXXXXXXX___________________________________________________________________XXXXX
Uplink 3: XXXXXXX_____________________________________________________________________XXXX
Uplink 4: XXXXXXXX___________________________________________________________________XXXXX
Uplink 5: XXXXXXX_____________________________________________________________________XXXX
Uplink 6: XXXXXXXX___________________________________________________________________XXXXX
Uplink 7: XXXXXXX_____________________________________________________________________XXXX
Uplink 14: XXXXXXXX___________________________________________________________________XXXXX
Uplink 15: XXXXXXX_____________________________________________________________________XXXX
Uplink 24: XXXXXX____________________________________________________________________XXXXXX
Uplink 25: XXXXXXX___________________________________________________________________XXXXXX
Uplink 32: XXXXXX____________________________________________________________________XXXXXX
Uplink 33: XXXXXXX___________________________________________________________________XXXXXX
Uplink 34: XXXXXX____________________________________________________________________XXXXXX
Uplink 35: XXXXXXX___________________________________________________________________XXXXXX
Uplink 36: XXXXXX____________________________________________________________________XXXXXX
Uplink 37: XXXXXXX___________________________________________________________________XXXXXX
Uplink 38: XXXXXX____________________________________________________________________XXXXXX
Uplink 39: XXXXXXX___________________________________________________________________XXXXXX
Data phase characteristics:
Uplink 0:
Optimal Phase: 18
Window Length: 33
Eye Window: XX_________________________________XXXXX
Uplink 1:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 2:
Optimal Phase: 20
Window Length: 33
Eye Window: XXXX_________________________________XXX
Uplink 3:
Optimal Phase: 26
Window Length: 35
Eye Window: ____XXXXX_______________________________
Uplink 4:
Optimal Phase: 20
Window Length: 33
Eye Window: XXXX_________________________________XXX
Uplink 5:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 6:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 7:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 14:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 15:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 24:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 25:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 32:
Optimal Phase: 20
Window Length: 35
Eye Window: XXX___________________________________XX
Uplink 33:
Optimal Phase: 17
Window Length: 33
Eye Window: X_________________________________XXXXXX
Uplink 34:
Optimal Phase: 20
Window Length: 31
Eye Window: XXXXX_______________________________XXXX
Uplink 35:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 36:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 37:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 38:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 39:
Optimal Phase: 16
Window Length: 32
Eye Window: X________________________________XXXXXXX
==============================================OOO==============================================
11:15:07:setup_element:INFO: Performing Elink synchronization
11:15:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:15:07:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:15:07:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:15:07:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
11:15:07:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
11:15:07:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 14, 15, 24, 25, 32, 33, 34, 35, 36, 37, 38, 39]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [15] | 5 | [(0, 15), (1, 1), (2, 3), (3, 5), (4, 7)]
3 | [0] | 2 | 0 | [24] | 5 | [(0, 24), (1, 38), (2, 36), (3, 34), (4, 32)]
5 | [0] | 2 | 0 | [14] | 5 | [(0, 14), (1, 0), (2, 2), (3, 4), (4, 6)]
7 | [0] | 2 | 0 | [25] | 5 | [(0, 25), (1, 39), (2, 37), (3, 35), (4, 33)]
|_________________________________________________________________________|
11:15:07:ST3_emu_feb:DEBUG: Chip address: 0x1
11:15:07:ST3_emu_feb:DEBUG: Chip address: 0x3
11:15:07:ST3_emu_feb:DEBUG: Chip address: 0x5
11:15:07:ST3_emu_feb:DEBUG: Chip address: 0x7
11:15:07:febtest:INFO: Init all SMX (CSA): 30
11:15:15:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:15:15:febtest:INFO: 15-01 | XA-000-09-004-011-016-007-06 | 28.2 | 1159.7
11:15:15:febtest:INFO: 24-03 | XA-000-09-004-011-010-006-05 | 28.2 | 1159.7
11:15:15:febtest:INFO: 14-05 | XA-000-09-004-011-004-007-12 | 28.2 | 1165.6
11:15:16:febtest:INFO: 25-07 | XA-000-09-004-011-013-007-13 | 31.4 | 1159.7
11:15:17:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 0 FEB_B: 1
11:15:19:ST3_smx:INFO: chip: 15-1 28.225000 C 1171.483840 mV
11:15:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:19:ST3_smx:INFO: Electrons
11:15:23:ST3_smx:INFO: Total # of broken channels: 6
11:15:23:ST3_smx:INFO: List of broken channels: [13, 56, 66, 70, 84, 101]
11:15:23:ST3_smx:INFO: Total # of broken channels: 0
11:15:23:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:15:25:ST3_smx:INFO: chip: 24-3 28.225000 C 1165.571835 mV
11:15:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:25:ST3_smx:INFO: Electrons
11:15:30:ST3_smx:INFO: Total # of broken channels: 3
11:15:30:ST3_smx:INFO: List of broken channels: [3, 19, 90]
11:15:30:ST3_smx:INFO: Total # of broken channels: 0
11:15:30:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:15:32:ST3_smx:INFO: chip: 14-5 28.225000 C 1171.483840 mV
11:15:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:32:ST3_smx:INFO: Electrons
11:15:36:ST3_smx:INFO: Total # of broken channels: 10
11:15:36:ST3_smx:INFO: List of broken channels: [18, 24, 31, 50, 70, 73, 84, 85, 93, 124]
11:15:36:ST3_smx:INFO: Total # of broken channels: 1
11:15:36:ST3_smx:INFO: List of broken channels: [27]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:15:38:ST3_smx:INFO: chip: 25-7 31.389742 C 1165.571835 mV
11:15:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:38:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:15:38:ST3_smx:INFO: Electrons
11:15:43:ST3_smx:INFO: Total # of broken channels: 7
11:15:43:ST3_smx:INFO: List of broken channels: [10, 23, 56, 75, 87, 95, 100]
11:15:43:ST3_smx:INFO: Total # of broken channels: 0
11:15:43:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
11:15:43:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:15:43:febtest:INFO: 15-01 | XA-000-09-004-011-016-007-06 | 28.2 | 1195.1
11:15:44:febtest:INFO: 24-03 | XA-000-09-004-011-010-006-05 | 31.4 | 1189.2
11:15:44:febtest:INFO: 14-05 | XA-000-09-004-011-004-007-12 | 31.4 | 1195.1
11:15:44:febtest:INFO: 25-07 | XA-000-09-004-011-013-007-13 | 34.6 | 1183.3
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_06_17-11_14_56
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 6001| FEB_TYPE : 8.5| FEB_UPLINKS : 5| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.451', '0.6786', '1.848', '1.0570']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0060', '1.850', '1.3070']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9982', '1.850', '0.2696']