Go Back
FEB_6009 25.06.25 10:46:47
Info
10:46:47:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:46:47:ST3_Shared:INFO: FEB-Microcable
10:46:47:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:46:47:febtest:INFO: Testing FEB with SN 6009
==============================================OOO==============================================
10:46:49:smx_tester:INFO: Scanning setup
10:46:49:elinks:INFO: Disabling clock on downlink 0
10:46:49:elinks:INFO: Disabling clock on downlink 1
10:46:49:elinks:INFO: Disabling clock on downlink 2
10:46:49:elinks:INFO: Disabling clock on downlink 3
10:46:49:elinks:INFO: Disabling clock on downlink 4
10:46:49:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:46:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:46:49:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:46:49:elinks:INFO: Disabling clock on downlink 0
10:46:49:elinks:INFO: Disabling clock on downlink 1
10:46:49:elinks:INFO: Disabling clock on downlink 2
10:46:49:elinks:INFO: Disabling clock on downlink 3
10:46:49:elinks:INFO: Disabling clock on downlink 4
10:46:49:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:46:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:46:49:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:46:49:elinks:INFO: Disabling clock on downlink 0
10:46:49:elinks:INFO: Disabling clock on downlink 1
10:46:49:elinks:INFO: Disabling clock on downlink 2
10:46:49:elinks:INFO: Disabling clock on downlink 3
10:46:49:elinks:INFO: Disabling clock on downlink 4
10:46:49:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:46:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 0
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 1
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 2
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 3
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 4
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 5
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 6
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 7
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 14
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 15
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 32
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 33
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 34
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 35
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 36
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 37
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 38
10:46:49:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 39
10:46:49:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:46:49:elinks:INFO: Disabling clock on downlink 0
10:46:49:elinks:INFO: Disabling clock on downlink 1
10:46:49:elinks:INFO: Disabling clock on downlink 2
10:46:49:elinks:INFO: Disabling clock on downlink 3
10:46:49:elinks:INFO: Disabling clock on downlink 4
10:46:49:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:46:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:46:49:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:46:49:elinks:INFO: Disabling clock on downlink 0
10:46:49:elinks:INFO: Disabling clock on downlink 1
10:46:49:elinks:INFO: Disabling clock on downlink 2
10:46:49:elinks:INFO: Disabling clock on downlink 3
10:46:49:elinks:INFO: Disabling clock on downlink 4
10:46:49:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:46:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:46:49:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
10:46:50:setup_element:INFO: Scanning clock phase
10:46:50:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:46:50:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:46:50:setup_element:INFO: Clock phase scan results for group 0, downlink 2
10:46:50:setup_element:INFO: Eye window for uplink 0 : XXXXX____________________________________________________________________XXXXXXX
Clock Delay: 38
10:46:50:setup_element:INFO: Eye window for uplink 1 : XXXXX_____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 2 : XXXXX____________________________________________________________________XXXXXXX
Clock Delay: 38
10:46:50:setup_element:INFO: Eye window for uplink 3 : XXXXX_____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 4 : XXXXX____________________________________________________________________XXXXXXX
Clock Delay: 38
10:46:50:setup_element:INFO: Eye window for uplink 5 : XXXXX_____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 6 : XXXXX____________________________________________________________________XXXXXXX
Clock Delay: 38
10:46:50:setup_element:INFO: Eye window for uplink 7 : XXXXX_____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 14: XXXXX____________________________________________________________________XXXXXXX
Clock Delay: 38
10:46:50:setup_element:INFO: Eye window for uplink 15: XXXXX_____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 24: XXXXXXX____________________________________________________________________XXXXX
Clock Delay: 40
10:46:50:setup_element:INFO: Eye window for uplink 25: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 32: XXXXXXX____________________________________________________________________XXXXX
Clock Delay: 40
10:46:50:setup_element:INFO: Eye window for uplink 33: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 34: XXXXXXX____________________________________________________________________XXXXX
Clock Delay: 40
10:46:50:setup_element:INFO: Eye window for uplink 35: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 36: XXXXXXX____________________________________________________________________XXXXX
Clock Delay: 40
10:46:50:setup_element:INFO: Eye window for uplink 37: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Eye window for uplink 38: XXXXXXX____________________________________________________________________XXXXX
Clock Delay: 40
10:46:50:setup_element:INFO: Eye window for uplink 39: XXXXXX____________________________________________________________________XXXXXX
Clock Delay: 39
10:46:50:setup_element:INFO: Setting the clock phase to 39 for group 0, downlink 2
==============================================OOO==============================================
10:46:50:setup_element:INFO: Scanning data phases
10:46:50:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:46:50:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:46:55:setup_element:INFO: Data phase scan results for group 0, downlink 2
10:46:55:setup_element:INFO: Eye window for uplink 0 : ________________________________XXXXXX__
Data delay found: 14
10:46:55:setup_element:INFO: Eye window for uplink 1 : __XXXXX_________________________________
Data delay found: 24
10:46:55:setup_element:INFO: Eye window for uplink 2 : X__________________________________XXXXX
Data delay found: 17
10:46:55:setup_element:INFO: Eye window for uplink 3 : ____XXXX________________________________
Data delay found: 25
10:46:55:setup_element:INFO: Eye window for uplink 4 : X__________________________________XXXXX
Data delay found: 17
10:46:55:setup_element:INFO: Eye window for uplink 5 : _____XXXX_______________________________
Data delay found: 26
10:46:55:setup_element:INFO: Eye window for uplink 6 : _______________________________XXXXX____
Data delay found: 13
10:46:55:setup_element:INFO: Eye window for uplink 7 : XXXXXX__________________________________
Data delay found: 22
10:46:55:setup_element:INFO: Eye window for uplink 14: _______________________________XXXXX____
Data delay found: 13
10:46:55:setup_element:INFO: Eye window for uplink 15: ___XXXX_________________________________
Data delay found: 24
10:46:55:setup_element:INFO: Eye window for uplink 24: _XXXXX__________________________________
Data delay found: 23
10:46:55:setup_element:INFO: Eye window for uplink 25: _________________________________XXXXX__
Data delay found: 15
10:46:55:setup_element:INFO: Eye window for uplink 32: _XXXXXXX________________________________
Data delay found: 24
10:46:55:setup_element:INFO: Eye window for uplink 33: __________________________________XXXXXX
Data delay found: 16
10:46:55:setup_element:INFO: Eye window for uplink 34: _XXXXXXX________________________________
Data delay found: 24
10:46:55:setup_element:INFO: Eye window for uplink 35: __________________________________XXXXX_
Data delay found: 16
10:46:55:setup_element:INFO: Eye window for uplink 36: XXXXXX__________________________________
Data delay found: 22
10:46:55:setup_element:INFO: Eye window for uplink 37: ___________________________________XXXXX
Data delay found: 17
10:46:55:setup_element:INFO: Eye window for uplink 38: XXXXX__________________________________X
Data delay found: 21
10:46:55:setup_element:INFO: Eye window for uplink 39: _________________________________XXXXX__
Data delay found: 15
10:46:55:setup_element:INFO: Setting the data phase to 14 for uplink 0
10:46:55:setup_element:INFO: Setting the data phase to 24 for uplink 1
10:46:55:setup_element:INFO: Setting the data phase to 17 for uplink 2
10:46:55:setup_element:INFO: Setting the data phase to 25 for uplink 3
10:46:55:setup_element:INFO: Setting the data phase to 17 for uplink 4
10:46:55:setup_element:INFO: Setting the data phase to 26 for uplink 5
10:46:55:setup_element:INFO: Setting the data phase to 13 for uplink 6
10:46:55:setup_element:INFO: Setting the data phase to 22 for uplink 7
10:46:55:setup_element:INFO: Setting the data phase to 13 for uplink 14
10:46:55:setup_element:INFO: Setting the data phase to 24 for uplink 15
10:46:55:setup_element:INFO: Setting the data phase to 23 for uplink 24
10:46:55:setup_element:INFO: Setting the data phase to 15 for uplink 25
10:46:55:setup_element:INFO: Setting the data phase to 24 for uplink 32
10:46:55:setup_element:INFO: Setting the data phase to 16 for uplink 33
10:46:55:setup_element:INFO: Setting the data phase to 24 for uplink 34
10:46:55:setup_element:INFO: Setting the data phase to 16 for uplink 35
10:46:55:setup_element:INFO: Setting the data phase to 22 for uplink 36
10:46:55:setup_element:INFO: Setting the data phase to 17 for uplink 37
10:46:55:setup_element:INFO: Setting the data phase to 21 for uplink 38
10:46:55:setup_element:INFO: Setting the data phase to 15 for uplink 39
==============================================OOO==============================================
10:46:55:setup_element:INFO: Beginning SMX ASICs map scan
10:46:55:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:46:55:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:46:55:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:46:55:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:46:55:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 14, 15, 24, 25, 32, 33, 34, 35, 36, 37, 38, 39]
10:46:55:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 15
10:46:55:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 1
10:46:55:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 2, uplink 3
10:46:55:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 3, uplink 5
10:46:55:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 4, uplink 7
10:46:56:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 24
10:46:56:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 38
10:46:56:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 2, uplink 36
10:46:56:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 3, uplink 34
10:46:56:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 4, uplink 32
10:46:56:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 14
10:46:56:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 0
10:46:56:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 2, uplink 2
10:46:56:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 3, uplink 4
10:46:56:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 4, uplink 6
10:46:56:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 25
10:46:56:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 39
10:46:56:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 2, uplink 37
10:46:56:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 3, uplink 35
10:46:56:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 4, uplink 33
10:46:58:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 14, 15, 24, 25, 32, 33, 34, 35, 36, 37, 38, 39]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 15), (1, 1), (2, 3), (3, 5), (4, 7)
ASIC address 0x3: (ASIC uplink, uplink): (0, 24), (1, 38), (2, 36), (3, 34), (4, 32)
ASIC address 0x5: (ASIC uplink, uplink): (0, 14), (1, 0), (2, 2), (3, 4), (4, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 25), (1, 39), (2, 37), (3, 35), (4, 33)
Clock Phase Characteristic:
Optimal Phase: 39
Window Length: 66
Eye Windows:
Uplink 0: XXXXX____________________________________________________________________XXXXXXX
Uplink 1: XXXXX_____________________________________________________________________XXXXXX
Uplink 2: XXXXX____________________________________________________________________XXXXXXX
Uplink 3: XXXXX_____________________________________________________________________XXXXXX
Uplink 4: XXXXX____________________________________________________________________XXXXXXX
Uplink 5: XXXXX_____________________________________________________________________XXXXXX
Uplink 6: XXXXX____________________________________________________________________XXXXXXX
Uplink 7: XXXXX_____________________________________________________________________XXXXXX
Uplink 14: XXXXX____________________________________________________________________XXXXXXX
Uplink 15: XXXXX_____________________________________________________________________XXXXXX
Uplink 24: XXXXXXX____________________________________________________________________XXXXX
Uplink 25: XXXXXX____________________________________________________________________XXXXXX
Uplink 32: XXXXXXX____________________________________________________________________XXXXX
Uplink 33: XXXXXX____________________________________________________________________XXXXXX
Uplink 34: XXXXXXX____________________________________________________________________XXXXX
Uplink 35: XXXXXX____________________________________________________________________XXXXXX
Uplink 36: XXXXXXX____________________________________________________________________XXXXX
Uplink 37: XXXXXX____________________________________________________________________XXXXXX
Uplink 38: XXXXXXX____________________________________________________________________XXXXX
Uplink 39: XXXXXX____________________________________________________________________XXXXXX
Data phase characteristics:
Uplink 0:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 1:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 2:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 3:
Optimal Phase: 25
Window Length: 36
Eye Window: ____XXXX________________________________
Uplink 4:
Optimal Phase: 17
Window Length: 34
Eye Window: X__________________________________XXXXX
Uplink 5:
Optimal Phase: 26
Window Length: 36
Eye Window: _____XXXX_______________________________
Uplink 6:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 7:
Optimal Phase: 22
Window Length: 34
Eye Window: XXXXXX__________________________________
Uplink 14:
Optimal Phase: 13
Window Length: 35
Eye Window: _______________________________XXXXX____
Uplink 15:
Optimal Phase: 24
Window Length: 36
Eye Window: ___XXXX_________________________________
Uplink 24:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 25:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
Uplink 32:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 33:
Optimal Phase: 16
Window Length: 34
Eye Window: __________________________________XXXXXX
Uplink 34:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 35:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 36:
Optimal Phase: 22
Window Length: 34
Eye Window: XXXXXX__________________________________
Uplink 37:
Optimal Phase: 17
Window Length: 35
Eye Window: ___________________________________XXXXX
Uplink 38:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 39:
Optimal Phase: 15
Window Length: 35
Eye Window: _________________________________XXXXX__
==============================================OOO==============================================
10:46:58:setup_element:INFO: Performing Elink synchronization
10:46:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:46:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:46:58:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:46:58:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
10:46:58:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
10:46:58:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 14, 15, 24, 25, 32, 33, 34, 35, 36, 37, 38, 39]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [15] | 5 | [(0, 15), (1, 1), (2, 3), (3, 5), (4, 7)]
3 | [0] | 2 | 0 | [24] | 5 | [(0, 24), (1, 38), (2, 36), (3, 34), (4, 32)]
5 | [0] | 2 | 0 | [14] | 5 | [(0, 14), (1, 0), (2, 2), (3, 4), (4, 6)]
7 | [0] | 2 | 0 | [25] | 5 | [(0, 25), (1, 39), (2, 37), (3, 35), (4, 33)]
|_________________________________________________________________________|
10:46:58:ST3_emu_feb:DEBUG: Chip address: 0x1
10:46:58:ST3_emu_feb:DEBUG: Chip address: 0x3
10:46:58:ST3_emu_feb:DEBUG: Chip address: 0x5
10:46:58:ST3_emu_feb:DEBUG: Chip address: 0x7
10:46:58:febtest:INFO: Init all SMX (CSA): 30
10:47:05:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:47:06:febtest:INFO: 15-01 | XA-000-09-004-016-015-011-15 | 34.6 | 1118.1
10:47:06:febtest:INFO: 24-03 | XA-000-09-004-016-009-010-10 | 34.6 | 1124.0
10:47:06:febtest:INFO: 14-05 | XA-000-09-004-016-015-012-15 | 15.6 | 1189.2
10:47:06:febtest:INFO: 25-07 | XA-000-09-004-016-007-009-03 | 25.1 | 1165.6
10:47:07:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 0 FEB_B: 1
10:47:09:ST3_smx:INFO: chip: 15-1 34.556970 C 1124.048640 mV
10:47:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:09:ST3_smx:INFO: Electrons
10:47:14:ST3_smx:INFO: Total # of broken channels: 2
10:47:14:ST3_smx:INFO: List of broken channels: [108, 124]
10:47:14:ST3_smx:INFO: Total # of broken channels: 0
10:47:14:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
10:47:16:ST3_smx:INFO: chip: 24-3 34.556970 C 1135.937260 mV
10:47:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:16:ST3_smx:INFO: Electrons
10:47:21:ST3_smx:INFO: Total # of broken channels: 8
10:47:21:ST3_smx:INFO: List of broken channels: [10, 22, 49, 60, 70, 77, 82, 103]
10:47:21:ST3_smx:INFO: Total # of broken channels: 0
10:47:21:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
10:47:23:ST3_smx:INFO: chip: 14-5 15.590880 C 1195.082160 mV
10:47:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:23:ST3_smx:INFO: Electrons
10:47:27:ST3_smx:INFO: Total # of broken channels: 9
10:47:27:ST3_smx:INFO: List of broken channels: [9, 16, 23, 49, 79, 80, 87, 112, 119]
10:47:27:ST3_smx:INFO: Total # of broken channels: 0
10:47:27:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
10:47:29:ST3_smx:INFO: chip: 25-7 28.225000 C 1171.483840 mV
10:47:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:47:29:ST3_smx:INFO: Electrons
10:47:33:ST3_smx:INFO: Total # of broken channels: 2
10:47:33:ST3_smx:INFO: List of broken channels: [93, 111]
10:47:33:ST3_smx:INFO: Total # of broken channels: 0
10:47:33:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
10:47:34:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:47:34:febtest:INFO: 15-01 | XA-000-09-004-016-015-011-15 | 34.6 | 1147.8
10:47:34:febtest:INFO: 24-03 | XA-000-09-004-016-009-010-10 | 34.6 | 1153.7
10:47:35:febtest:INFO: 14-05 | XA-000-09-004-016-015-012-15 | 15.6 | 1218.6
10:47:35:febtest:INFO: 25-07 | XA-000-09-004-016-007-009-03 | 28.2 | 1195.1
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_06_25-10_46_47
OPERATOR : Oleksandr S.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 6009| FEB_TYPE : 8.5| FEB_UPLINKS : 5| FEB_B
AMP_MODE : STS
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0720', '1.848', '1.1300']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0440', '1.850', '1.3080']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9954', '1.850', '0.2620']