XA-000-08-001-064-041-136-13    16.08.23 09:36:18

ADC4
cADCscan.png
SMX_7
SMX_7.png
CSA
cCSAscan.png
Calibration
ADC
p0.svg
p1.svg
CSA
p0.svg
p2.svg
p1.svg
Report.txt
            09:36:18:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:36:18:ST3_Shared:INFO:	-------------------------Microcable-------------------------
09:36:18:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:36:20:smx_tester:INFO:	Scanning setup
09:36:20:elinks:INFO:	Disabling clock on downlink 0
09:36:20:elinks:INFO:	Disabling clock on downlink 1
09:36:20:elinks:INFO:	Disabling clock on downlink 2
09:36:20:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:36:20:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:36:20:setup_element:INFO:	SOS detected for group 0, downlink 0, uplink 0
09:36:20:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:36:20:elinks:INFO:	Disabling clock on downlink 0
09:36:20:elinks:INFO:	Disabling clock on downlink 1
09:36:20:elinks:INFO:	Disabling clock on downlink 2
09:36:20:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:36:20:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [1]
09:36:20:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:36:20:elinks:INFO:	Disabling clock on downlink 0
09:36:20:elinks:INFO:	Disabling clock on downlink 1
09:36:20:elinks:INFO:	Disabling clock on downlink 2
09:36:20:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:36:20:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
09:36:20:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:36:20:setup_element:INFO:	Scanning clock phase
09:36:20:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:36:20:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:36:20:setup_element:INFO:	Clock phase scan results for group 0, downlink 0
09:36:20:setup_element:INFO:	Eye window for uplink 0 : __________________________________________________XXXXXX________________________
Clock Delay: 12
09:36:20:setup_element:INFO:	Setting the clock phase to 12 for group 0, downlink 0
09:36:20:setup_element:INFO:	Scanning data phases
09:36:20:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:36:20:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:36:25:setup_element:INFO:	Data phase scan results for group 0, downlink 0
09:36:25:setup_element:INFO:	Eye window for uplink 0 : __XXXX__________________________________
Data delay found: 23
09:36:25:setup_element:INFO:	Setting the data phase to 23 for uplink 0
09:36:25:ST3_emu:ERROR:	[
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 12
    Window Length: 74
    Eye Windows:
      Uplink  0: __________________________________________________XXXXXX________________________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 23
      Window Length: 36
      Eye Window: __XXXX__________________________________
]
09:36:25:setup_element:INFO:	Beginning SMX ASICs map scan
09:36:25:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:36:25:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:36:25:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [0]
09:36:25:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [0]
09:36:25:uplink:INFO:	Setting uplinks mask [0]
09:36:27:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 0, uplink 0
09:36:28:ST3_emu:ERROR:	
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0]
  ASICs Map:
    ASIC address 0x7: (ASIC uplink, uplink): (0, 0)
  Clock Phase Characteristic:
    Optimal Phase: 12
    Window Length: 74
    Eye Windows:
      Uplink  0: __________________________________________________XXXXXX________________________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 23
      Window Length: 36
      Eye Window: __XXXX__________________________________

09:36:28:setup_element:INFO:	Performing Elink synchronization
09:36:28:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:36:28:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:36:28:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [0]
09:36:28:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [0]
09:36:28:setup_element:INFO:	Writing SMX Elink masks for group 0, downlink 0
09:36:28:uplink:INFO:	Enabling uplinks [0]
09:36:28:ST3_emu:INFO:	Number of chips: 1
09:36:28:ST3_emu:INFO:	Chip address:  	0x7
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_7 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_7
09:36:29:ST3_smx:INFO:	PROCESS 1: Configuring AFE with typical values
 ============== Starting SMX ID burn ==============
09:36:33:asictest:WARNING:	Fused ID is not zero 6359364698915379341
09:36:33:asictest:INFO:	 Starting ADC calibration/scan 
09:36:39:asictest:INFO:	0,	0,	0.000000
09:36:45:asictest:INFO:	1,	37,	0.300000
09:36:50:asictest:INFO:	2,	76,	0.600000
09:36:56:asictest:INFO:	3,	121,	0.900000
09:37:02:asictest:INFO:	4,	167,	1.200000
09:37:08:asictest:INFO:	5,	182,	1.300000
09:37:13:asictest:INFO:	T [C] Vddm[mV] CSA [mV] AUX [mV]
09:37:14:asictest:INFO:	 23.01 1203.12  753.19    0.00
09:37:15:ST3_smx:INFO:	chip: 0-7 	 23.012813 C 	 1196.730399 mV
09:37:15:ST3_smx:INFO:	# loops 0
09:37:17:ST3_smx:INFO:	# loops 1
09:37:18:ST3_smx:INFO:	# loops 2
09:37:20:ST3_smx:INFO:	# loops 3
09:37:21:ST3_smx:INFO:	# loops 4
09:37:23:ST3_smx:INFO:	Total # of broken channels: 0
09:37:23:ST3_smx:INFO:	List of broken channels: []
09:37:23:ST3_smx:INFO:	Total # of broken channels: 0
09:37:23:ST3_smx:INFO:	List of broken channels: []
09:37:24:asictest:INFO:	 Starting CSA scan -
09:37:25:asictest:INFO:	0,	0.065900
09:37:26:asictest:INFO:	9,	0.149700
09:37:26:asictest:INFO:	18,	0.226200
09:37:27:asictest:INFO:	27,	0.300900
09:37:27:asictest:INFO:	36,	0.370100
09:37:28:asictest:INFO:	45,	0.434100
09:37:29:asictest:INFO:	54,	0.489900
09:37:30:asictest:INFO:	63,	0.529200
############################################################
#                   S U M M A R Y                          #
############################################################
TEST_NAME : Microcable
TEST_DATE : 2023_08_16-09_36_18
OPERATOR  : Oleksandr S.; 
SITE      : GSI
SETUP     : GSI_TEST_SETUP_1
Set-ID    : 0014L000-M001 | side-P | index: (2/8)
---------------------------------------
---------------------------------------
ASIC_CONFIG_PARAMETERS
  HW_ADDR : 0x7 | VERS_NO : 2.2
  ASIC_ID : XA-000-08-001-064-041-136-13 | FUSED_ID : 6359364698915379341
  IC_TEMP :   12.29 | VDDM : 1125.77 | AUX_INT :    0.00 | CsaBias :  103.45
  CONF_FAIL_REG : 0
  CSA_BIAS : 15
  THR2_GLB : 30
  ADC_VREF_P : 58 | ADC_VREF_N : 30 | ADC_VREF_T : 128 | ADC_VREF_TR : 122
  ADC_Chi2/NDF : 1.55466e-05 / 0
  ADC_P0  : 0.00000e+00 ± 1.00000e+00
  ADC_P1  : 8.02091e-03 ± 2.69513e-02
  ADC_P2  : -4.88973e-06 ± 1.62177e-04
  CSA_Chi2/NDF : 6.98262e-05 / 0
  CSA_P0  : 6.37667e-02 ± 3.14516e-03
  CSA_P1  : 9.91283e-03 ± 2.33220e-04
  CSA_P2  : -3.89918e-05 ± 3.55946e-06
---------------------------------------
N_BROKEN_DISC :  0 | N_BROKEN_FAST :  []
N_BROKEN_CABLE : 0
LIST_OF_BROKEN_CABLES : []
---------------------------------------
VI_before_Init : ['1.199', '0.2327', '1.800', '0.1000', '1.801', '0.1024', '7.001', '0.6860']
VI_after__Init : ['1.200', '0.2327', '1.800', '0.0989', '1.800', '0.1524', '7.000', '0.6899']
VI_at__the_End : ['1.200', '0.5288', '1.800', '0.0723', '1.800', '0.1716', '7.000', '0.6900']
09:37:37:ST3_Shared:INFO:	/home/cbm/public_html/Production_LogDir/Microcable/XA-000-08-001-064-041-136-13//TestDate_2023_08_16-09_36_18/

          
Comment.txt
01Tr-5-PA (P-site)