XA-000-08-001-064-042-192-06    16.08.23 09:39:14

ADC4
cADCscan.png
SMX_7
SMX_7.png
CSA
cCSAscan.png
Calibration
ADC
p0.svg
p1.svg
CSA
p0.svg
p2.svg
p1.svg
Report.txt
            09:39:14:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:39:14:ST3_Shared:INFO:	-------------------------Microcable-------------------------
09:39:14:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:39:16:smx_tester:INFO:	Scanning setup
09:39:16:elinks:INFO:	Disabling clock on downlink 0
09:39:16:elinks:INFO:	Disabling clock on downlink 1
09:39:16:elinks:INFO:	Disabling clock on downlink 2
09:39:16:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:39:16:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:39:16:setup_element:INFO:	SOS detected for group 0, downlink 0, uplink 0
09:39:16:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:39:16:elinks:INFO:	Disabling clock on downlink 0
09:39:16:elinks:INFO:	Disabling clock on downlink 1
09:39:16:elinks:INFO:	Disabling clock on downlink 2
09:39:16:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:39:16:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [1]
09:39:16:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:39:16:elinks:INFO:	Disabling clock on downlink 0
09:39:16:elinks:INFO:	Disabling clock on downlink 1
09:39:16:elinks:INFO:	Disabling clock on downlink 2
09:39:16:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:39:16:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
09:39:16:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:39:16:setup_element:INFO:	Scanning clock phase
09:39:16:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:39:16:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:39:16:setup_element:INFO:	Clock phase scan results for group 0, downlink 0
09:39:16:setup_element:INFO:	Eye window for uplink 0 : _____________________________________________________XXXXX______________________
Clock Delay: 15
09:39:16:setup_element:INFO:	Setting the clock phase to 15 for group 0, downlink 0
09:39:16:setup_element:INFO:	Scanning data phases
09:39:16:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:39:16:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:39:21:setup_element:INFO:	Data phase scan results for group 0, downlink 0
09:39:21:setup_element:INFO:	Eye window for uplink 0 : __XXXX__________________________________
Data delay found: 23
09:39:21:setup_element:INFO:	Setting the data phase to 23 for uplink 0
09:39:21:ST3_emu:ERROR:	[
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 15
    Window Length: 75
    Eye Windows:
      Uplink  0: _____________________________________________________XXXXX______________________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 23
      Window Length: 36
      Eye Window: __XXXX__________________________________
]
09:39:21:setup_element:INFO:	Beginning SMX ASICs map scan
09:39:21:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:39:21:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:39:21:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [0]
09:39:21:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [0]
09:39:21:uplink:INFO:	Setting uplinks mask [0]
09:39:23:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 0, uplink 0
09:39:24:ST3_emu:ERROR:	
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0]
  ASICs Map:
    ASIC address 0x7: (ASIC uplink, uplink): (0, 0)
  Clock Phase Characteristic:
    Optimal Phase: 15
    Window Length: 75
    Eye Windows:
      Uplink  0: _____________________________________________________XXXXX______________________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 23
      Window Length: 36
      Eye Window: __XXXX__________________________________

09:39:24:setup_element:INFO:	Performing Elink synchronization
09:39:24:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:39:24:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:39:24:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [0]
09:39:24:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [0]
09:39:24:setup_element:INFO:	Writing SMX Elink masks for group 0, downlink 0
09:39:24:uplink:INFO:	Enabling uplinks [0]
09:39:24:ST3_emu:INFO:	Number of chips: 1
09:39:24:ST3_emu:INFO:	Chip address:  	0x7
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_7 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_7
09:39:25:ST3_smx:INFO:	PROCESS 1: Configuring AFE with typical values
 ============== Starting SMX ID burn ==============
09:39:29:asictest:WARNING:	Fused ID is not zero 6359364698915384326
09:39:29:asictest:INFO:	 Starting ADC calibration/scan 
09:39:35:asictest:INFO:	0,	0,	0.000000
09:39:41:asictest:INFO:	1,	40,	0.300000
09:39:46:asictest:INFO:	2,	82,	0.600000
09:39:52:asictest:INFO:	3,	126,	0.900000
09:39:58:asictest:INFO:	4,	172,	1.200000
09:40:04:asictest:INFO:	5,	187,	1.300000
09:40:09:asictest:INFO:	T [C] Vddm[mV] CSA [mV] AUX [mV]
09:40:10:asictest:INFO:	 29.75 1196.12  799.23    0.00
09:40:11:ST3_smx:INFO:	chip: 0-7 	 29.752992 C 	 1196.119346 mV
09:40:11:ST3_smx:INFO:	# loops 0
09:40:12:ST3_smx:INFO:	# loops 1
09:40:14:ST3_smx:INFO:	# loops 2
09:40:16:ST3_smx:INFO:	# loops 3
09:40:17:ST3_smx:INFO:	# loops 4
09:40:19:ST3_smx:INFO:	Total # of broken channels: 0
09:40:19:ST3_smx:INFO:	List of broken channels: []
09:40:19:ST3_smx:INFO:	Total # of broken channels: 0
09:40:19:ST3_smx:INFO:	List of broken channels: []
09:40:20:asictest:INFO:	 Starting CSA scan -
09:40:21:asictest:INFO:	0,	0.065900
09:40:21:asictest:INFO:	9,	0.151400
09:40:22:asictest:INFO:	18,	0.228100
09:40:23:asictest:INFO:	27,	0.300700
09:40:23:asictest:INFO:	36,	0.372700
09:40:24:asictest:INFO:	45,	0.439000
09:40:25:asictest:INFO:	54,	0.497600
09:40:26:asictest:INFO:	63,	0.540600
############################################################
#                   S U M M A R Y                          #
############################################################
TEST_NAME : Microcable
TEST_DATE : 2023_08_16-09_39_14
OPERATOR  : Oleksandr S.; 
SITE      : GSI
SETUP     : GSI_TEST_SETUP_1
Set-ID    : 0014L000-M001 | side-P | index: (3/8)
---------------------------------------
---------------------------------------
ASIC_CONFIG_PARAMETERS
  HW_ADDR : 0x7 | VERS_NO : 2.2
  ASIC_ID : XA-000-08-001-064-042-192-06 | FUSED_ID : 6359364698915384326
  IC_TEMP :   22.80 | VDDM : 1112.22 | AUX_INT :    0.00 | CsaBias :  112.93
  CONF_FAIL_REG : 0
  CSA_BIAS : 15
  THR2_GLB : 30
  ADC_VREF_P : 58 | ADC_VREF_N : 30 | ADC_VREF_T : 128 | ADC_VREF_TR : 122
  ADC_Chi2/NDF : 1.38924e-05 / 1
  ADC_P0  : 0.00000e+00 ± 3.72726e-03
  ADC_P1  : 7.58027e-03 ± 6.57279e-05
  ADC_P2  : -3.42353e-06 ± 3.96470e-07
  CSA_Chi2/NDF : 6.73252e-05 / 1
  CSA_P0  : 6.48167e-02 ± 3.08832e-03
  CSA_P1  : 9.81071e-03 ± 2.29005e-04
  CSA_P2  : -3.48178e-05 ± 3.49514e-06
---------------------------------------
N_BROKEN_DISC :  0 | N_BROKEN_FAST :  []
N_BROKEN_CABLE : 0
LIST_OF_BROKEN_CABLES : []
---------------------------------------
VI_before_Init : ['1.199', '0.0939', '1.800', '0.0793', '1.801', '0.1446', '7.000', '0.6886']
VI_after__Init : ['1.200', '0.1246', '1.800', '0.0742', '1.800', '0.1438', '7.000', '0.6900']
VI_at__the_End : ['1.200', '0.5378', '1.800', '0.0731', '1.800', '0.1723', '7.000', '0.6899']
09:40:34:ST3_Shared:INFO:	/home/cbm/public_html/Production_LogDir/Microcable/XA-000-08-001-064-042-192-06//TestDate_2023_08_16-09_39_14/

          
Comment.txt
01Tr-5-PA (P-site)