XA-000-08-002-000-006-218-03    16.08.23 09:54:00

ADC4
cADCscan.png
SMX_7
SMX_7.png
CSA
cCSAscan.png
Calibration
ADC
p0.svg
p1.svg
CSA
p0.svg
p2.svg
p1.svg
Report.txt
            09:54:00:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:54:00:ST3_Shared:INFO:	-------------------------Microcable-------------------------
09:54:00:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:54:02:smx_tester:INFO:	Scanning setup
09:54:02:elinks:INFO:	Disabling clock on downlink 0
09:54:02:elinks:INFO:	Disabling clock on downlink 1
09:54:02:elinks:INFO:	Disabling clock on downlink 2
09:54:02:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:54:02:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:54:02:setup_element:INFO:	SOS detected for group 0, downlink 0, uplink 0
09:54:02:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:54:02:elinks:INFO:	Disabling clock on downlink 0
09:54:02:elinks:INFO:	Disabling clock on downlink 1
09:54:02:elinks:INFO:	Disabling clock on downlink 2
09:54:02:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:54:02:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [1]
09:54:02:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:54:02:elinks:INFO:	Disabling clock on downlink 0
09:54:02:elinks:INFO:	Disabling clock on downlink 1
09:54:02:elinks:INFO:	Disabling clock on downlink 2
09:54:02:setup_element:INFO:	Checking SOS, encoding_mode: SOS
09:54:02:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
09:54:03:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
09:54:03:setup_element:INFO:	Scanning clock phase
09:54:03:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:54:03:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:54:03:setup_element:INFO:	Clock phase scan results for group 0, downlink 0
09:54:03:setup_element:INFO:	Eye window for uplink 0 : ______________________________________________________XXXXXX____________________
Clock Delay: 16
09:54:03:setup_element:INFO:	Setting the clock phase to 16 for group 0, downlink 0
09:54:03:setup_element:INFO:	Scanning data phases
09:54:03:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:54:03:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:54:08:setup_element:INFO:	Data phase scan results for group 0, downlink 0
09:54:08:setup_element:INFO:	Eye window for uplink 0 : ____XXXX________________________________
Data delay found: 25
09:54:08:setup_element:INFO:	Setting the data phase to 25 for uplink 0
09:54:08:ST3_emu:ERROR:	[
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 16
    Window Length: 74
    Eye Windows:
      Uplink  0: ______________________________________________________XXXXXX____________________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 25
      Window Length: 36
      Eye Window: ____XXXX________________________________
]
09:54:08:setup_element:INFO:	Beginning SMX ASICs map scan
09:54:08:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:54:08:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:54:08:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [0]
09:54:08:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [0]
09:54:08:uplink:INFO:	Setting uplinks mask [0]
09:54:09:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 0, uplink 0
09:54:11:ST3_emu:ERROR:	
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0]
  ASICs Map:
    ASIC address 0x7: (ASIC uplink, uplink): (0, 0)
  Clock Phase Characteristic:
    Optimal Phase: 16
    Window Length: 74
    Eye Windows:
      Uplink  0: ______________________________________________________XXXXXX____________________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 25
      Window Length: 36
      Eye Window: ____XXXX________________________________

09:54:11:setup_element:INFO:	Performing Elink synchronization
09:54:11:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
09:54:11:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [0]
09:54:11:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [0]
09:54:11:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [0]
09:54:11:setup_element:INFO:	Writing SMX Elink masks for group 0, downlink 0
09:54:11:uplink:INFO:	Enabling uplinks [0]
09:54:11:ST3_emu:INFO:	Number of chips: 1
09:54:11:ST3_emu:INFO:	Chip address:  	0x7
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_7 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_7
09:54:12:ST3_smx:INFO:	PROCESS 1: Configuring AFE with typical values
 ============== Starting SMX ID burn ==============
09:54:15:asictest:WARNING:	Fused ID is not zero 6359364699116563875
09:54:16:asictest:INFO:	 Starting ADC calibration/scan 
09:54:21:asictest:INFO:	0,	0,	0.000000
09:54:27:asictest:INFO:	1,	39,	0.300000
09:54:33:asictest:INFO:	2,	76,	0.600000
09:54:39:asictest:INFO:	3,	119,	0.900000
09:54:44:asictest:INFO:	4,	165,	1.200000
09:54:50:asictest:INFO:	5,	182,	1.300000
09:54:56:asictest:INFO:	T [C] Vddm[mV] CSA [mV] AUX [mV]
09:54:56:asictest:INFO:	 11.32 1204.43  762.45    0.00
09:54:57:ST3_smx:INFO:	chip: 0-7 	 11.318592 C 	 1204.433209 mV
09:54:57:ST3_smx:INFO:	# loops 0
09:54:59:ST3_smx:INFO:	# loops 1
09:55:00:ST3_smx:INFO:	# loops 2
09:55:02:ST3_smx:INFO:	# loops 3
09:55:04:ST3_smx:INFO:	# loops 4
09:55:05:ST3_smx:INFO:	Total # of broken channels: 0
09:55:05:ST3_smx:INFO:	List of broken channels: []
09:55:05:ST3_smx:INFO:	Total # of broken channels: 0
09:55:05:ST3_smx:INFO:	List of broken channels: []
09:55:06:asictest:INFO:	 Starting CSA scan -
09:55:07:asictest:INFO:	0,	0.063300
09:55:08:asictest:INFO:	9,	0.143300
09:55:08:asictest:INFO:	18,	0.217900
09:55:09:asictest:INFO:	27,	0.290900
09:55:10:asictest:INFO:	36,	0.358100
09:55:10:asictest:INFO:	45,	0.420000
09:55:11:asictest:INFO:	54,	0.468200
09:55:12:asictest:INFO:	63,	0.497000
############################################################
#                   S U M M A R Y                          #
############################################################
TEST_NAME : Microcable
TEST_DATE : 2023_08_16-09_54_00
OPERATOR  : Oleksandr S.; 
SITE      : GSI
SETUP     : GSI_TEST_SETUP_1
Set-ID    : 0014L000-M001 | side-P | index: (8/8)
---------------------------------------
---------------------------------------
ASIC_CONFIG_PARAMETERS
  HW_ADDR : 0x7 | VERS_NO : 2.2
  ASIC_ID : XA-000-08-002-000-006-218-03 | FUSED_ID : 6359364699116563875
  IC_TEMP :    0.58 | VDDM : 1110.67 | AUX_INT :    0.00 | CsaBias :   99.37
  CONF_FAIL_REG : 0
  CSA_BIAS : 15
  THR2_GLB : 30
  ADC_VREF_P : 58 | ADC_VREF_N : 30 | ADC_VREF_T : 128 | ADC_VREF_TR : 122
  ADC_Chi2/NDF : 4.69170e-06 / 0
  ADC_P0  : 0.00000e+00 ± 1.00000e+00
  ADC_P1  : 8.36049e-03 ± 2.63430e-02
  ADC_P2  : -6.65584e-06 ± 1.59247e-04
  CSA_Chi2/NDF : 1.76096e-04 / 0
  CSA_P0  : 5.90458e-02 ± 4.99469e-03
  CSA_P1  : 9.94940e-03 ± 3.70365e-04
  CSA_P2  : -4.59362e-05 ± 5.65262e-06
---------------------------------------
N_BROKEN_DISC :  0 | N_BROKEN_FAST :  []
N_BROKEN_CABLE : 0
LIST_OF_BROKEN_CABLES : []
---------------------------------------
VI_before_Init : ['1.199', '0.3482', '1.800', '0.1203', '1.801', '0.1498', '7.000', '0.6886']
VI_after__Init : ['1.200', '0.3554', '1.800', '0.1199', '1.800', '0.1482', '7.000', '0.6900']
VI_at__the_End : ['1.200', '0.4994', '1.800', '0.0703', '1.800', '0.1590', '7.000', '0.6901']
09:55:16:ST3_Shared:INFO:	/home/cbm/public_html/Production_LogDir/Microcable/XA-000-08-002-000-006-218-03//TestDate_2023_08_16-09_54_00/

          
Comment.txt
01Tr-5-PA (P-site)