Go Back
FEB_2205 09.07.24 10:55:52
TextEdit.txt
10:55:52:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:55:52:ST3_Shared:INFO: FEB-Microcable
10:55:52:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:55:52:febtest:INFO: Testing FEB with SN 2205
10:55:54:smx_tester:INFO: Scanning setup
10:55:54:elinks:INFO: Disabling clock on downlink 0
10:55:54:elinks:INFO: Disabling clock on downlink 1
10:55:54:elinks:INFO: Disabling clock on downlink 2
10:55:54:elinks:INFO: Disabling clock on downlink 3
10:55:54:elinks:INFO: Disabling clock on downlink 4
10:55:54:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:55:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:55:54:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:55:54:elinks:INFO: Disabling clock on downlink 0
10:55:54:elinks:INFO: Disabling clock on downlink 1
10:55:54:elinks:INFO: Disabling clock on downlink 2
10:55:54:elinks:INFO: Disabling clock on downlink 3
10:55:54:elinks:INFO: Disabling clock on downlink 4
10:55:54:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:55:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:55:54:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:55:54:elinks:INFO: Disabling clock on downlink 0
10:55:54:elinks:INFO: Disabling clock on downlink 1
10:55:54:elinks:INFO: Disabling clock on downlink 2
10:55:54:elinks:INFO: Disabling clock on downlink 3
10:55:54:elinks:INFO: Disabling clock on downlink 4
10:55:54:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:55:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
10:55:54:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
10:55:54:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:55:54:elinks:INFO: Disabling clock on downlink 0
10:55:54:elinks:INFO: Disabling clock on downlink 1
10:55:54:elinks:INFO: Disabling clock on downlink 2
10:55:54:elinks:INFO: Disabling clock on downlink 3
10:55:54:elinks:INFO: Disabling clock on downlink 4
10:55:54:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:55:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:55:54:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:55:54:elinks:INFO: Disabling clock on downlink 0
10:55:54:elinks:INFO: Disabling clock on downlink 1
10:55:54:elinks:INFO: Disabling clock on downlink 2
10:55:54:elinks:INFO: Disabling clock on downlink 3
10:55:54:elinks:INFO: Disabling clock on downlink 4
10:55:54:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:55:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:55:54:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:55:54:setup_element:INFO: Scanning clock phase
10:55:54:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:55:55:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:55:55:setup_element:INFO: Clock phase scan results for group 0, downlink 2
10:55:55:setup_element:INFO: Eye window for uplink 24: ________________________________________________________________________________
Clock Delay: 40
10:55:55:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________________________
Clock Delay: 40
10:55:55:setup_element:INFO: Eye window for uplink 26: ________________________________________________________________________________
Clock Delay: 40
10:55:55:setup_element:INFO: Eye window for uplink 27: ________________________________________________________________________________
Clock Delay: 40
10:55:55:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________XXXXXXX___________
Clock Delay: 25
10:55:55:setup_element:INFO: Eye window for uplink 29: ______________________________________________________________XXXXXXX___________
Clock Delay: 25
10:55:55:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________XXXXXX___________
Clock Delay: 25
10:55:55:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________XXXXXX___________
Clock Delay: 25
10:55:55:setup_element:INFO: Setting the clock phase to 25 for group 0, downlink 2
10:55:55:setup_element:INFO: Scanning data phases
10:55:55:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:55:55:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:56:00:setup_element:INFO: Data phase scan results for group 0, downlink 2
10:56:00:setup_element:INFO: Eye window for uplink 24: _____XXXXXX_____________________________
Data delay found: 27
10:56:00:setup_element:INFO: Eye window for uplink 25: ________XXXXXXX_________________________
Data delay found: 31
10:56:00:setup_element:INFO: Eye window for uplink 26: ___XXXXXXXX_____________________________
Data delay found: 26
10:56:00:setup_element:INFO: Eye window for uplink 27: ________XXXXXXXXX_______________________
Data delay found: 32
10:56:00:setup_element:INFO: Eye window for uplink 28: _________XXXXXXXX_______________________
Data delay found: 32
10:56:00:setup_element:INFO: Eye window for uplink 29: ____________XXXXXXX_____________________
Data delay found: 35
10:56:00:setup_element:INFO: Eye window for uplink 30: _____________XXXXXXXXX__________________
Data delay found: 37
10:56:00:setup_element:INFO: Eye window for uplink 31: _______________XXXXXXX__________________
Data delay found: 38
10:56:00:setup_element:INFO: Setting the data phase to 27 for uplink 24
10:56:00:setup_element:INFO: Setting the data phase to 31 for uplink 25
10:56:00:setup_element:INFO: Setting the data phase to 26 for uplink 26
10:56:00:setup_element:INFO: Setting the data phase to 32 for uplink 27
10:56:00:setup_element:INFO: Setting the data phase to 32 for uplink 28
10:56:00:setup_element:INFO: Setting the data phase to 35 for uplink 29
10:56:00:setup_element:INFO: Setting the data phase to 37 for uplink 30
10:56:00:setup_element:INFO: Setting the data phase to 38 for uplink 31
10:56:00:setup_element:INFO: Beginning SMX ASICs map scan
10:56:00:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:56:00:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:56:00:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:56:00:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:56:00:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
10:56:00:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
10:56:00:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
10:56:00:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
10:56:01:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
10:56:01:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
10:56:01:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
10:56:01:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
10:56:01:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
10:56:02:setup_element:INFO: Performing Elink synchronization
10:56:02:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:56:02:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:56:03:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:56:03:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:56:03:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
10:56:03:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
10:56:03:febtest:INFO: Init all SMX (CSA): 30
10:56:10:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:56:10:febtest:INFO: 30-01 | XA-000-08-003-000-004-144-15 | 40.9 | 1159.7
10:56:11:febtest:INFO: 28-03 | XA-000-08-003-000-003-065-15 | 37.7 | 1171.5
10:56:11:febtest:INFO: 26-05 | XA-000-08-003-000-003-059-03 | 40.9 | 1147.8
10:56:11:febtest:INFO: 24-07 | XA-000-08-003-000-003-055-03 | 47.3 | 1130.0
10:56:12:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
10:56:14:ST3_smx:INFO: chip: 30-1 40.898880 C 1171.483840 mV
10:56:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:14:ST3_smx:INFO: Electrons
10:56:14:ST3_smx:INFO: # loops 0
10:56:16:ST3_smx:INFO: # loops 1
10:56:17:ST3_smx:INFO: # loops 2
10:56:19:ST3_smx:INFO: Total # of broken channels: 0
10:56:19:ST3_smx:INFO: List of broken channels: []
10:56:19:ST3_smx:INFO: Total # of broken channels: 0
10:56:19:ST3_smx:INFO: List of broken channels: []
10:56:20:ST3_smx:INFO: chip: 28-3 37.726682 C 1183.292940 mV
10:56:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:20:ST3_smx:INFO: Electrons
10:56:20:ST3_smx:INFO: # loops 0
10:56:22:ST3_smx:INFO: # loops 1
10:56:23:ST3_smx:INFO: # loops 2
10:56:25:ST3_smx:INFO: Total # of broken channels: 0
10:56:25:ST3_smx:INFO: List of broken channels: []
10:56:25:ST3_smx:INFO: Total # of broken channels: 0
10:56:25:ST3_smx:INFO: List of broken channels: []
10:56:26:ST3_smx:INFO: chip: 26-5 44.073563 C 1159.654860 mV
10:56:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:26:ST3_smx:INFO: Electrons
10:56:26:ST3_smx:INFO: # loops 0
10:56:28:ST3_smx:INFO: # loops 1
10:56:30:ST3_smx:INFO: # loops 2
10:56:31:ST3_smx:INFO: Total # of broken channels: 0
10:56:31:ST3_smx:INFO: List of broken channels: []
10:56:31:ST3_smx:INFO: Total # of broken channels: 0
10:56:31:ST3_smx:INFO: List of broken channels: []
10:56:33:ST3_smx:INFO: chip: 24-7 47.250730 C 1141.874115 mV
10:56:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:56:33:ST3_smx:INFO: Electrons
10:56:33:ST3_smx:INFO: # loops 0
10:56:34:ST3_smx:INFO: # loops 1
10:56:36:ST3_smx:INFO: # loops 2
10:56:37:ST3_smx:INFO: Total # of broken channels: 0
10:56:37:ST3_smx:INFO: List of broken channels: []
10:56:37:ST3_smx:INFO: Total # of broken channels: 0
10:56:37:ST3_smx:INFO: List of broken channels: []
10:56:38:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:56:38:febtest:INFO: 30-01 | XA-000-08-003-000-004-144-15 | 40.9 | 1195.1
10:56:38:febtest:INFO: 28-03 | XA-000-08-003-000-003-065-15 | 37.7 | 1206.9
10:56:38:febtest:INFO: 26-05 | XA-000-08-003-000-003-059-03 | 44.1 | 1183.3
10:56:38:febtest:INFO: 24-07 | XA-000-08-003-000-003-055-03 | 47.3 | 1159.7
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_07_09-10_55_52
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2205| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.7994', '1.850', '1.5030']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0180', '1.850', '1.3180']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9984', '1.850', '0.2686']