FEB_3012 03.04.24 07:34:02
Info
07:34:02:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:34:02:ST3_Shared:INFO: FEB-ASIC
07:34:02:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:34:03:febtest:INFO: Testing FEB with SN 3012
07:34:05:smx_tester:INFO: Scanning setup
07:34:05:elinks:INFO: Disabling clock on downlink 0
07:34:05:elinks:INFO: Disabling clock on downlink 1
07:34:05:elinks:INFO: Disabling clock on downlink 2
07:34:05:elinks:INFO: Disabling clock on downlink 3
07:34:05:elinks:INFO: Disabling clock on downlink 4
07:34:05:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:34:05:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
07:34:06:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:34:06:elinks:INFO: Disabling clock on downlink 0
07:34:06:elinks:INFO: Disabling clock on downlink 1
07:34:06:elinks:INFO: Disabling clock on downlink 2
07:34:06:elinks:INFO: Disabling clock on downlink 3
07:34:06:elinks:INFO: Disabling clock on downlink 4
07:34:06:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:34:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
07:34:06:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
07:34:06:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:34:06:elinks:INFO: Disabling clock on downlink 0
07:34:06:elinks:INFO: Disabling clock on downlink 1
07:34:06:elinks:INFO: Disabling clock on downlink 2
07:34:06:elinks:INFO: Disabling clock on downlink 3
07:34:06:elinks:INFO: Disabling clock on downlink 4
07:34:06:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:34:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:34:06:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:34:06:elinks:INFO: Disabling clock on downlink 0
07:34:06:elinks:INFO: Disabling clock on downlink 1
07:34:06:elinks:INFO: Disabling clock on downlink 2
07:34:06:elinks:INFO: Disabling clock on downlink 3
07:34:06:elinks:INFO: Disabling clock on downlink 4
07:34:06:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:34:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
07:34:06:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:34:06:elinks:INFO: Disabling clock on downlink 0
07:34:06:elinks:INFO: Disabling clock on downlink 1
07:34:06:elinks:INFO: Disabling clock on downlink 2
07:34:06:elinks:INFO: Disabling clock on downlink 3
07:34:06:elinks:INFO: Disabling clock on downlink 4
07:34:06:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:34:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
07:34:06:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:34:06:setup_element:INFO: Scanning clock phase
07:34:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:34:06:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:34:06:setup_element:INFO: Clock phase scan results for group 0, downlink 1
07:34:06:setup_element:INFO: Eye window for uplink 0 : ____________________________________________________________________XX__________
Clock Delay: 28
07:34:06:setup_element:INFO: Eye window for uplink 1 : ____________________________________________________________________XX__________
Clock Delay: 28
07:34:06:setup_element:INFO: Eye window for uplink 2 : __________________________________________________________________XXXXX_________
Clock Delay: 28
07:34:06:setup_element:INFO: Eye window for uplink 3 : __________________________________________________________________XXXXX_________
Clock Delay: 28
07:34:06:setup_element:INFO: Eye window for uplink 4 : ___________________________________________________________________XXXX_________
Clock Delay: 28
07:34:06:setup_element:INFO: Eye window for uplink 5 : ___________________________________________________________________XXXX_________
Clock Delay: 28
07:34:06:setup_element:INFO: Eye window for uplink 6 : _____________________________________________________________________XXXX_______
Clock Delay: 30
07:34:06:setup_element:INFO: Eye window for uplink 7 : _____________________________________________________________________XXXX_______
Clock Delay: 30
07:34:06:setup_element:INFO: Eye window for uplink 8 : ________________________________________________________________XXXXX___________
Clock Delay: 26
07:34:06:setup_element:INFO: Eye window for uplink 9 : ________________________________________________________________XXXXX___________
Clock Delay: 26
07:34:06:setup_element:INFO: Eye window for uplink 10: _________________________________________________________________XXXX___________
Clock Delay: 26
07:34:06:setup_element:INFO: Eye window for uplink 11: _________________________________________________________________XXXX___________
Clock Delay: 26
07:34:06:setup_element:INFO: Eye window for uplink 12: __________________________________________________________________XXXX__________
Clock Delay: 27
07:34:06:setup_element:INFO: Eye window for uplink 13: __________________________________________________________________XXXX__________
Clock Delay: 27
07:34:06:setup_element:INFO: Eye window for uplink 14: __________________________________________________________________XXXX__________
Clock Delay: 27
07:34:06:setup_element:INFO: Eye window for uplink 15: __________________________________________________________________XXXX__________
Clock Delay: 27
07:34:06:setup_element:INFO: Setting the clock phase to 28 for group 0, downlink 1
07:34:06:setup_element:INFO: Scanning data phases
07:34:06:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:34:07:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:34:12:setup_element:INFO: Data phase scan results for group 0, downlink 1
07:34:12:setup_element:INFO: Eye window for uplink 0 : XXXX________________________________XXXX
Data delay found: 19
07:34:12:setup_element:INFO: Eye window for uplink 1 : _______________________________XXXXXXX__
Data delay found: 14
07:34:12:setup_element:INFO: Eye window for uplink 2 : _______________________________XXXXXXXX_
Data delay found: 14
07:34:12:setup_element:INFO: Eye window for uplink 3 : ____________________________XXXXXX______
Data delay found: 10
07:34:12:setup_element:INFO: Eye window for uplink 4 : ___________________________XXXXXX_______
Data delay found: 9
07:34:12:setup_element:INFO: Eye window for uplink 5 : _______________________XXXXXXX__________
Data delay found: 6
07:34:12:setup_element:INFO: Eye window for uplink 6 : __________________________XXXXXXXX______
Data delay found: 9
07:34:12:setup_element:INFO: Eye window for uplink 7 : ______________________XXXXXXXX__________
Data delay found: 5
07:34:12:setup_element:INFO: Eye window for uplink 8 : ______XXXXXXXXXX________________________
Data delay found: 30
07:34:12:setup_element:INFO: Eye window for uplink 9 : _____________XXXXXXX____________________
Data delay found: 36
07:34:12:setup_element:INFO: Eye window for uplink 10: _________XXXXXXXX_______________________
Data delay found: 32
07:34:12:setup_element:INFO: Eye window for uplink 11: _____________XXXXXXXX___________________
Data delay found: 36
07:34:12:setup_element:INFO: Eye window for uplink 12: ____________XXXXXXXXX___________________
Data delay found: 36
07:34:12:setup_element:INFO: Eye window for uplink 13: _________________XXXXXXX________________
Data delay found: 0
07:34:12:setup_element:INFO: Eye window for uplink 14: ____________XXXXXXX_____________________
Data delay found: 35
07:34:12:setup_element:INFO: Eye window for uplink 15: _______________XXXXXXX__________________
Data delay found: 38
07:34:12:setup_element:INFO: Setting the data phase to 19 for uplink 0
07:34:12:setup_element:INFO: Setting the data phase to 14 for uplink 1
07:34:12:setup_element:INFO: Setting the data phase to 14 for uplink 2
07:34:12:setup_element:INFO: Setting the data phase to 10 for uplink 3
07:34:12:setup_element:INFO: Setting the data phase to 9 for uplink 4
07:34:12:setup_element:INFO: Setting the data phase to 6 for uplink 5
07:34:12:setup_element:INFO: Setting the data phase to 9 for uplink 6
07:34:12:setup_element:INFO: Setting the data phase to 5 for uplink 7
07:34:12:setup_element:INFO: Setting the data phase to 30 for uplink 8
07:34:12:setup_element:INFO: Setting the data phase to 36 for uplink 9
07:34:12:setup_element:INFO: Setting the data phase to 32 for uplink 10
07:34:12:setup_element:INFO: Setting the data phase to 36 for uplink 11
07:34:12:setup_element:INFO: Setting the data phase to 36 for uplink 12
07:34:12:setup_element:INFO: Setting the data phase to 0 for uplink 13
07:34:12:setup_element:INFO: Setting the data phase to 35 for uplink 14
07:34:12:setup_element:INFO: Setting the data phase to 38 for uplink 15
07:34:12:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 28
Window Length: 71
Eye Windows:
Uplink 0: ____________________________________________________________________XX__________
Uplink 1: ____________________________________________________________________XX__________
Uplink 2: __________________________________________________________________XXXXX_________
Uplink 3: __________________________________________________________________XXXXX_________
Uplink 4: ___________________________________________________________________XXXX_________
Uplink 5: ___________________________________________________________________XXXX_________
Uplink 6: _____________________________________________________________________XXXX_______
Uplink 7: _____________________________________________________________________XXXX_______
Uplink 8: ________________________________________________________________XXXXX___________
Uplink 9: ________________________________________________________________XXXXX___________
Uplink 10: _________________________________________________________________XXXX___________
Uplink 11: _________________________________________________________________XXXX___________
Uplink 12: __________________________________________________________________XXXX__________
Uplink 13: __________________________________________________________________XXXX__________
Uplink 14: __________________________________________________________________XXXX__________
Uplink 15: __________________________________________________________________XXXX__________
Data phase characteristics:
Uplink 0:
Optimal Phase: 19
Window Length: 32
Eye Window: XXXX________________________________XXXX
Uplink 1:
Optimal Phase: 14
Window Length: 33
Eye Window: _______________________________XXXXXXX__
Uplink 2:
Optimal Phase: 14
Window Length: 32
Eye Window: _______________________________XXXXXXXX_
Uplink 3:
Optimal Phase: 10
Window Length: 34
Eye Window: ____________________________XXXXXX______
Uplink 4:
Optimal Phase: 9
Window Length: 34
Eye Window: ___________________________XXXXXX_______
Uplink 5:
Optimal Phase: 6
Window Length: 33
Eye Window: _______________________XXXXXXX__________
Uplink 6:
Optimal Phase: 9
Window Length: 32
Eye Window: __________________________XXXXXXXX______
Uplink 7:
Optimal Phase: 5
Window Length: 32
Eye Window: ______________________XXXXXXXX__________
Uplink 8:
Optimal Phase: 30
Window Length: 30
Eye Window: ______XXXXXXXXXX________________________
Uplink 9:
Optimal Phase: 36
Window Length: 33
Eye Window: _____________XXXXXXX____________________
Uplink 10:
Optimal Phase: 32
Window Length: 32
Eye Window: _________XXXXXXXX_______________________
Uplink 11:
Optimal Phase: 36
Window Length: 32
Eye Window: _____________XXXXXXXX___________________
Uplink 12:
Optimal Phase: 36
Window Length: 31
Eye Window: ____________XXXXXXXXX___________________
Uplink 13:
Optimal Phase: 0
Window Length: 33
Eye Window: _________________XXXXXXX________________
Uplink 14:
Optimal Phase: 35
Window Length: 33
Eye Window: ____________XXXXXXX_____________________
Uplink 15:
Optimal Phase: 38
Window Length: 33
Eye Window: _______________XXXXXXX__________________
]
07:34:12:setup_element:INFO: Beginning SMX ASICs map scan
07:34:12:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:34:12:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:34:12:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
07:34:12:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
07:34:12:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
07:34:12:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
07:34:12:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
07:34:12:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
07:34:12:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
07:34:12:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
07:34:12:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
07:34:12:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
07:34:12:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
07:34:12:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
07:34:12:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
07:34:13:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
07:34:13:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
07:34:13:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
07:34:13:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
07:34:13:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
07:34:13:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
07:34:14:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 28
Window Length: 71
Eye Windows:
Uplink 0: ____________________________________________________________________XX__________
Uplink 1: ____________________________________________________________________XX__________
Uplink 2: __________________________________________________________________XXXXX_________
Uplink 3: __________________________________________________________________XXXXX_________
Uplink 4: ___________________________________________________________________XXXX_________
Uplink 5: ___________________________________________________________________XXXX_________
Uplink 6: _____________________________________________________________________XXXX_______
Uplink 7: _____________________________________________________________________XXXX_______
Uplink 8: ________________________________________________________________XXXXX___________
Uplink 9: ________________________________________________________________XXXXX___________
Uplink 10: _________________________________________________________________XXXX___________
Uplink 11: _________________________________________________________________XXXX___________
Uplink 12: __________________________________________________________________XXXX__________
Uplink 13: __________________________________________________________________XXXX__________
Uplink 14: __________________________________________________________________XXXX__________
Uplink 15: __________________________________________________________________XXXX__________
Data phase characteristics:
Uplink 0:
Optimal Phase: 19
Window Length: 32
Eye Window: XXXX________________________________XXXX
Uplink 1:
Optimal Phase: 14
Window Length: 33
Eye Window: _______________________________XXXXXXX__
Uplink 2:
Optimal Phase: 14
Window Length: 32
Eye Window: _______________________________XXXXXXXX_
Uplink 3:
Optimal Phase: 10
Window Length: 34
Eye Window: ____________________________XXXXXX______
Uplink 4:
Optimal Phase: 9
Window Length: 34
Eye Window: ___________________________XXXXXX_______
Uplink 5:
Optimal Phase: 6
Window Length: 33
Eye Window: _______________________XXXXXXX__________
Uplink 6:
Optimal Phase: 9
Window Length: 32
Eye Window: __________________________XXXXXXXX______
Uplink 7:
Optimal Phase: 5
Window Length: 32
Eye Window: ______________________XXXXXXXX__________
Uplink 8:
Optimal Phase: 30
Window Length: 30
Eye Window: ______XXXXXXXXXX________________________
Uplink 9:
Optimal Phase: 36
Window Length: 33
Eye Window: _____________XXXXXXX____________________
Uplink 10:
Optimal Phase: 32
Window Length: 32
Eye Window: _________XXXXXXXX_______________________
Uplink 11:
Optimal Phase: 36
Window Length: 32
Eye Window: _____________XXXXXXXX___________________
Uplink 12:
Optimal Phase: 36
Window Length: 31
Eye Window: ____________XXXXXXXXX___________________
Uplink 13:
Optimal Phase: 0
Window Length: 33
Eye Window: _________________XXXXXXX________________
Uplink 14:
Optimal Phase: 35
Window Length: 33
Eye Window: ____________XXXXXXX_____________________
Uplink 15:
Optimal Phase: 38
Window Length: 33
Eye Window: _______________XXXXXXX__________________
07:34:14:setup_element:INFO: Performing Elink synchronization
07:34:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:34:14:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
07:34:14:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
07:34:14:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
07:34:14:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
07:34:14:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
07:34:15:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_0_1 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_0__upli_1
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_1_8 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_1__upli_8
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_2_3 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_2_3 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_2__upli_3
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_3_10 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_3_10 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_3__upli_10
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_4_5 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_4_5 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_4__upli_5
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_5_12 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_5_12 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_5__upli_12
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_6_7 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_6_7 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_6__upli_7
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_7_14 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_7_14 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_7__upli_14
FEB type: A FEB_A: 1 FEB_B: 0
07:34:16:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:34:16:febtest:INFO: 01-00 | XA-000-08-003-000-000-095-06 | -108.6 | 1578.5
07:34:16:febtest:INFO: 08-01 | XA-000-08-003-000-000-092-06 | -96.3 | 1578.5
07:34:17:febtest:INFO: 03-02 | XA-000-08-003-000-000-101-15 | -102.5 | 1578.5
07:34:17:febtest:INFO: 10-03 | XA-000-08-003-000-000-093-06 | -87.1 | 1578.5
07:34:17:febtest:INFO: 05-04 | XA-000-08-003-000-000-100-15 | -105.5 | 1578.5
07:34:17:febtest:INFO: 12-05 | XA-000-08-003-000-000-098-15 | -84.1 | 1578.5
07:34:18:febtest:INFO: 07-06 | XA-000-08-003-000-000-097-15 | -96.3 | 1578.5
07:34:18:febtest:INFO: 14-07 | XA-000-08-003-000-000-099-15 | -90.2 | 1578.5
07:34:18:ST3_smx:INFO: Configuring SMX FAST
07:34:20:ST3_smx:INFO: chip: 1-0 -84.050720 C 1578.532875 mV
07:34:20:ST3_smx:INFO: Electrons
07:34:20:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:22:ST3_smx:INFO: ----> Checking Analog response
07:34:22:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:34:22:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:34:22:ST3_smx:INFO: Total # broken ch: 256
07:34:22:ST3_smx:INFO: List FAST: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
07:34:22:ST3_smx:INFO: List SLOW: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
07:34:22:ST3_smx:INFO: Holes
07:34:22:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:24:ST3_smx:INFO: ----> Checking Analog response
07:34:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:34:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:34:25:ST3_smx:INFO: Total # broken ch: 256
07:34:25:ST3_smx:INFO: List FAST: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
07:34:25:ST3_smx:INFO: List SLOW: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
07:34:25:ST3_smx:INFO: Configuring SMX FAST
07:34:27:ST3_smx:INFO: chip: 8-1 12.438562 C 1329.229315 mV
07:34:27:ST3_smx:INFO: Electrons
07:34:27:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:29:ST3_smx:INFO: ----> Checking Analog response
07:34:29:ST3_smx:INFO: ----> Checking broken channels
07:34:29:ST3_smx:INFO: Total # broken ch: 2
07:34:29:ST3_smx:INFO: List FAST: [12, 72]
07:34:29:ST3_smx:INFO: List SLOW: []
07:34:29:ST3_smx:INFO: Holes
07:34:29:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:31:ST3_smx:INFO: ----> Checking Analog response
07:34:31:ST3_smx:INFO: ----> Checking broken channels
07:34:32:ST3_smx:INFO: Total # broken ch: 2
07:34:32:ST3_smx:INFO: List FAST: [12, 72]
07:34:32:ST3_smx:INFO: List SLOW: []
07:34:32:ST3_smx:INFO: Configuring SMX FAST
07:34:35:ST3_smx:INFO: chip: 3-2 12.438562 C 1329.229315 mV
07:34:35:ST3_smx:INFO: Electrons
07:34:35:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:37:ST3_smx:INFO: ----> Checking Analog response
07:34:37:ST3_smx:INFO: ----> Checking broken channels
07:34:37:ST3_smx:INFO: Total # broken ch: 3
07:34:37:ST3_smx:INFO: List FAST: [4, 98, 100]
07:34:37:ST3_smx:INFO: List SLOW: []
07:34:37:ST3_smx:INFO: Holes
07:34:37:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:39:ST3_smx:INFO: ----> Checking Analog response
07:34:39:ST3_smx:INFO: ----> Checking broken channels
07:34:39:ST3_smx:INFO: Total # broken ch: 3
07:34:39:ST3_smx:INFO: List FAST: [4, 98, 100]
07:34:39:ST3_smx:INFO: List SLOW: []
07:34:40:ST3_smx:INFO: Configuring SMX FAST
07:34:42:ST3_smx:INFO: chip: 10-3 18.745682 C 1323.451500 mV
07:34:42:ST3_smx:INFO: Electrons
07:34:42:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:44:ST3_smx:INFO: ----> Checking Analog response
07:34:44:ST3_smx:INFO: ----> Checking broken channels
07:34:44:ST3_smx:INFO: Total # broken ch: 4
07:34:44:ST3_smx:INFO: List FAST: [24, 74, 100, 124]
07:34:44:ST3_smx:INFO: List SLOW: []
07:34:44:ST3_smx:INFO: Holes
07:34:44:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:47:ST3_smx:INFO: ----> Checking Analog response
07:34:47:ST3_smx:INFO: ----> Checking broken channels
07:34:47:ST3_smx:INFO: Total # broken ch: 4
07:34:47:ST3_smx:INFO: List FAST: [24, 74, 100, 124]
07:34:47:ST3_smx:INFO: List SLOW: []
07:34:48:ST3_smx:INFO: Configuring SMX FAST
07:34:50:ST3_smx:INFO: chip: 5-4 6.141382 C 1358.043840 mV
07:34:50:ST3_smx:INFO: Electrons
07:34:50:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:52:ST3_smx:INFO: ----> Checking Analog response
07:34:52:ST3_smx:INFO: ----> Checking broken channels
07:34:52:ST3_smx:INFO: Total # broken ch: 1
07:34:52:ST3_smx:INFO: List FAST: [102]
07:34:52:ST3_smx:INFO: List SLOW: []
07:34:52:ST3_smx:INFO: Holes
07:34:52:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:34:54:ST3_smx:INFO: ----> Checking Analog response
07:34:54:ST3_smx:INFO: ----> Checking broken channels
07:34:55:ST3_smx:INFO: Total # broken ch: 1
07:34:55:ST3_smx:INFO: List FAST: [102]
07:34:55:ST3_smx:INFO: List SLOW: []
07:34:55:ST3_smx:INFO: Configuring SMX FAST
07:34:58:ST3_smx:INFO: chip: 12-5 12.438562 C 1346.532940 mV
07:34:58:ST3_smx:INFO: Electrons
07:34:58:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:35:00:ST3_smx:INFO: ----> Checking Analog response
07:35:00:ST3_smx:INFO: ----> Checking broken channels
07:35:00:ST3_smx:INFO: Total # broken ch: 3
07:35:00:ST3_smx:INFO: List FAST: [12, 86, 127]
07:35:00:ST3_smx:INFO: List SLOW: []
07:35:00:ST3_smx:INFO: Holes
07:35:00:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:35:02:ST3_smx:INFO: ----> Checking Analog response
07:35:02:ST3_smx:INFO: ----> Checking broken channels
07:35:02:ST3_smx:INFO: Total # broken ch: 3
07:35:02:ST3_smx:INFO: List FAST: [12, 86, 127]
07:35:02:ST3_smx:INFO: List SLOW: []
07:35:03:ST3_smx:INFO: Configuring SMX FAST
07:35:05:ST3_smx:INFO: chip: 7-6 12.438562 C 1352.290875 mV
07:35:05:ST3_smx:INFO: Electrons
07:35:05:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:35:07:ST3_smx:INFO: ----> Checking Analog response
07:35:07:ST3_smx:INFO: ----> Checking broken channels
07:35:07:ST3_smx:INFO: Total # broken ch: 0
07:35:07:ST3_smx:INFO: List FAST: []
07:35:07:ST3_smx:INFO: List SLOW: []
07:35:07:ST3_smx:INFO: Holes
07:35:07:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:35:09:ST3_smx:INFO: ----> Checking Analog response
07:35:09:ST3_smx:INFO: ----> Checking broken channels
07:35:09:ST3_smx:INFO: Total # broken ch: 0
07:35:09:ST3_smx:INFO: List FAST: []
07:35:09:ST3_smx:INFO: List SLOW: []
07:35:10:ST3_smx:INFO: Configuring SMX FAST
07:35:12:ST3_smx:INFO: chip: 14-7 9.288730 C 1381.006000 mV
07:35:12:ST3_smx:INFO: Electrons
07:35:12:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:35:14:ST3_smx:INFO: ----> Checking Analog response
07:35:14:ST3_smx:INFO: ----> Checking broken channels
07:35:14:ST3_smx:INFO: Total # broken ch: 1
07:35:14:ST3_smx:INFO: List FAST: [22]
07:35:14:ST3_smx:INFO: List SLOW: []
07:35:14:ST3_smx:INFO: Holes
07:35:14:ST3_smx:INFO: Injected pulses: 150LSB, amp_cal 8.400000 fC
07:35:16:ST3_smx:INFO: ----> Checking Analog response
07:35:16:ST3_smx:INFO: ----> Checking broken channels
07:35:16:ST3_smx:INFO: Total # broken ch: 1
07:35:16:ST3_smx:INFO: List FAST: [22]
07:35:16:ST3_smx:INFO: List SLOW: []
07:35:17:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:35:17:febtest:INFO: 01-00 | XA-000-08-003-000-000-095-06 | 3.0 | 1352.3
07:35:17:febtest:INFO: 08-01 | XA-000-08-003-000-000-092-06 | 9.3 | 1352.3
07:35:17:febtest:INFO: 03-02 | XA-000-08-003-000-000-101-15 | 9.3 | 1340.8
07:35:18:febtest:INFO: 10-03 | XA-000-08-003-000-000-093-06 | 18.7 | 1340.8
07:35:18:febtest:INFO: 05-04 | XA-000-08-003-000-000-100-15 | 3.0 | 1369.5
07:35:18:febtest:INFO: 12-05 | XA-000-08-003-000-000-098-15 | 12.4 | 1358.0
07:35:18:febtest:INFO: 07-06 | XA-000-08-003-000-000-097-15 | 12.4 | 1352.3
07:35:18:febtest:INFO: 14-07 | XA-000-08-003-000-000-099-15 | 9.3 | 1375.3
############################################################
# S U M M A R Y #
############################################################
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 30, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 15, 'AMP_CAL': 150, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 30, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-ASIC
TEST_DATE : 24_04_03-07_34_02
OPERATOR : Benjamin;
SITE : KIT
SETUP : KIT_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME :
FEB_SN : 3012
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
MODULE_NAME
---------------------------------------
VI_before_Init : ['2.199', '1.9680', '2.803', '1.5470', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.200', '1.6590', '2.800', '0.4625', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.200', '1.6580', '2.800', '0.3274', '0.000', '0.0000', '0.000', '0.0000']