Go Back
FEB_3016 15.05.24 08:17:59
TextEdit.txt
08:17:59:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:17:59:ST3_Shared:INFO: FEB-Sensor
08:17:59:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:18:00:ST3_ModuleSelector:INFO: L5UL501018 M5UL5B0010180A2 62 C
08:18:00:ST3_ModuleSelector:INFO: 15083
08:18:00:febtest:INFO: Testing FEB with SN 3016
08:18:03:smx_tester:INFO: Scanning setup
08:18:03:elinks:INFO: Disabling clock on downlink 0
08:18:03:elinks:INFO: Disabling clock on downlink 1
08:18:03:elinks:INFO: Disabling clock on downlink 2
08:18:03:elinks:INFO: Disabling clock on downlink 3
08:18:03:elinks:INFO: Disabling clock on downlink 4
08:18:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:18:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:03:elinks:INFO: Disabling clock on downlink 0
08:18:03:elinks:INFO: Disabling clock on downlink 1
08:18:03:elinks:INFO: Disabling clock on downlink 2
08:18:03:elinks:INFO: Disabling clock on downlink 3
08:18:03:elinks:INFO: Disabling clock on downlink 4
08:18:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
08:18:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
08:18:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:03:elinks:INFO: Disabling clock on downlink 0
08:18:03:elinks:INFO: Disabling clock on downlink 1
08:18:03:elinks:INFO: Disabling clock on downlink 2
08:18:03:elinks:INFO: Disabling clock on downlink 3
08:18:03:elinks:INFO: Disabling clock on downlink 4
08:18:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:18:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:03:elinks:INFO: Disabling clock on downlink 0
08:18:03:elinks:INFO: Disabling clock on downlink 1
08:18:03:elinks:INFO: Disabling clock on downlink 2
08:18:03:elinks:INFO: Disabling clock on downlink 3
08:18:03:elinks:INFO: Disabling clock on downlink 4
08:18:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:18:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:04:elinks:INFO: Disabling clock on downlink 0
08:18:04:elinks:INFO: Disabling clock on downlink 1
08:18:04:elinks:INFO: Disabling clock on downlink 2
08:18:04:elinks:INFO: Disabling clock on downlink 3
08:18:04:elinks:INFO: Disabling clock on downlink 4
08:18:04:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:18:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:04:setup_element:INFO: Scanning clock phase
08:18:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:18:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:18:04:setup_element:INFO: Clock phase scan results for group 0, downlink 1
08:18:04:setup_element:INFO: Eye window for uplink 0 : ________________________________________________________________________________
Clock Delay: 40
08:18:04:setup_element:INFO: Eye window for uplink 1 : ________________________________________________________________________________
Clock Delay: 40
08:18:04:setup_element:INFO: Eye window for uplink 2 : ___________________________________________________________________________XXXXX
Clock Delay: 37
08:18:04:setup_element:INFO: Eye window for uplink 3 : ___________________________________________________________________________XXXXX
Clock Delay: 37
08:18:04:setup_element:INFO: Eye window for uplink 4 : __________________________________________________________________________XXXXX_
Clock Delay: 36
08:18:04:setup_element:INFO: Eye window for uplink 5 : __________________________________________________________________________XXXXX_
Clock Delay: 36
08:18:04:setup_element:INFO: Eye window for uplink 6 : ___________________________________________________________________________XXXX_
Clock Delay: 36
08:18:04:setup_element:INFO: Eye window for uplink 7 : ___________________________________________________________________________XXXX_
Clock Delay: 36
08:18:04:setup_element:INFO: Eye window for uplink 8 : _________________________________________________________________________XXXXX__
Clock Delay: 35
08:18:04:setup_element:INFO: Eye window for uplink 9 : _________________________________________________________________________XXXXX__
Clock Delay: 35
08:18:04:setup_element:INFO: Eye window for uplink 10: ________________________________________________________________________XXXXXX__
Clock Delay: 34
08:18:04:setup_element:INFO: Eye window for uplink 11: ________________________________________________________________________XXXXXX__
Clock Delay: 34
08:18:04:setup_element:INFO: Eye window for uplink 12: __________________________________________________________________________XXXXXX
Clock Delay: 36
08:18:04:setup_element:INFO: Eye window for uplink 13: __________________________________________________________________________XXXXXX
Clock Delay: 36
08:18:04:setup_element:INFO: Eye window for uplink 14: ___________________________________________________________________________XXXXX
Clock Delay: 37
08:18:04:setup_element:INFO: Eye window for uplink 15: ___________________________________________________________________________XXXXX
Clock Delay: 37
08:18:04:setup_element:INFO: Setting the clock phase to 35 for group 0, downlink 1
08:18:04:setup_element:INFO: Scanning data phases
08:18:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:18:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:18:09:setup_element:INFO: Data phase scan results for group 0, downlink 1
08:18:09:setup_element:INFO: Eye window for uplink 0 : _____XXXX_______________________________
Data delay found: 26
08:18:09:setup_element:INFO: Eye window for uplink 1 : XXXXX__________________________________X
Data delay found: 21
08:18:09:setup_element:INFO: Eye window for uplink 2 : ___XXXXX________________________________
Data delay found: 25
08:18:09:setup_element:INFO: Eye window for uplink 3 : XXXXX__________________________________X
Data delay found: 21
08:18:09:setup_element:INFO: Eye window for uplink 4 : XXXX__________________________________XX
Data delay found: 20
08:18:09:setup_element:INFO: Eye window for uplink 5 : __________________________________XXXXX_
Data delay found: 16
08:18:09:setup_element:INFO: Eye window for uplink 6 : ________________________________XXXXXX__
Data delay found: 14
08:18:09:setup_element:INFO: Eye window for uplink 7 : _____________________________XXXX_______
Data delay found: 10
08:18:09:setup_element:INFO: Eye window for uplink 8 : ___________________XXXXXX_______________
Data delay found: 1
08:18:09:setup_element:INFO: Eye window for uplink 9 : ________________________XXXXX___________
Data delay found: 6
08:18:09:setup_element:INFO: Eye window for uplink 10: ___________________XXXXXX_______________
Data delay found: 1
08:18:09:setup_element:INFO: Eye window for uplink 11: _______________________XXXXX____________
Data delay found: 5
08:18:09:setup_element:INFO: Eye window for uplink 12: ______________________XXXXX_____________
Data delay found: 4
08:18:09:setup_element:INFO: Eye window for uplink 13: __________________________XXXXX_________
Data delay found: 8
08:18:09:setup_element:INFO: Eye window for uplink 14: ______________________XXXXXX____________
Data delay found: 4
08:18:09:setup_element:INFO: Eye window for uplink 15: ________________________XXXXXX__________
Data delay found: 6
08:18:09:setup_element:INFO: Setting the data phase to 26 for uplink 0
08:18:09:setup_element:INFO: Setting the data phase to 21 for uplink 1
08:18:09:setup_element:INFO: Setting the data phase to 25 for uplink 2
08:18:09:setup_element:INFO: Setting the data phase to 21 for uplink 3
08:18:09:setup_element:INFO: Setting the data phase to 20 for uplink 4
08:18:09:setup_element:INFO: Setting the data phase to 16 for uplink 5
08:18:09:setup_element:INFO: Setting the data phase to 14 for uplink 6
08:18:09:setup_element:INFO: Setting the data phase to 10 for uplink 7
08:18:09:setup_element:INFO: Setting the data phase to 1 for uplink 8
08:18:09:setup_element:INFO: Setting the data phase to 6 for uplink 9
08:18:09:setup_element:INFO: Setting the data phase to 1 for uplink 10
08:18:09:setup_element:INFO: Setting the data phase to 5 for uplink 11
08:18:09:setup_element:INFO: Setting the data phase to 4 for uplink 12
08:18:09:setup_element:INFO: Setting the data phase to 8 for uplink 13
08:18:09:setup_element:INFO: Setting the data phase to 4 for uplink 14
08:18:09:setup_element:INFO: Setting the data phase to 6 for uplink 15
08:18:09:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 72
Eye Windows:
Uplink 0: ________________________________________________________________________________
Uplink 1: ________________________________________________________________________________
Uplink 2: ___________________________________________________________________________XXXXX
Uplink 3: ___________________________________________________________________________XXXXX
Uplink 4: __________________________________________________________________________XXXXX_
Uplink 5: __________________________________________________________________________XXXXX_
Uplink 6: ___________________________________________________________________________XXXX_
Uplink 7: ___________________________________________________________________________XXXX_
Uplink 8: _________________________________________________________________________XXXXX__
Uplink 9: _________________________________________________________________________XXXXX__
Uplink 10: ________________________________________________________________________XXXXXX__
Uplink 11: ________________________________________________________________________XXXXXX__
Uplink 12: __________________________________________________________________________XXXXXX
Uplink 13: __________________________________________________________________________XXXXXX
Uplink 14: ___________________________________________________________________________XXXXX
Uplink 15: ___________________________________________________________________________XXXXX
Data phase characteristics:
Uplink 0:
Optimal Phase: 26
Window Length: 36
Eye Window: _____XXXX_______________________________
Uplink 1:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 2:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 3:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 4:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 5:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 6:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 7:
Optimal Phase: 10
Window Length: 36
Eye Window: _____________________________XXXX_______
Uplink 8:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 9:
Optimal Phase: 6
Window Length: 35
Eye Window: ________________________XXXXX___________
Uplink 10:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 11:
Optimal Phase: 5
Window Length: 35
Eye Window: _______________________XXXXX____________
Uplink 12:
Optimal Phase: 4
Window Length: 35
Eye Window: ______________________XXXXX_____________
Uplink 13:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 14:
Optimal Phase: 4
Window Length: 34
Eye Window: ______________________XXXXXX____________
Uplink 15:
Optimal Phase: 6
Window Length: 34
Eye Window: ________________________XXXXXX__________
]
08:18:09:setup_element:INFO: Beginning SMX ASICs map scan
08:18:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:18:09:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:18:09:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:18:09:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:18:09:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:18:09:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
08:18:09:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
08:18:10:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
08:18:10:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
08:18:10:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
08:18:10:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
08:18:10:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
08:18:10:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
08:18:10:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
08:18:10:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
08:18:10:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
08:18:10:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
08:18:10:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
08:18:11:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
08:18:11:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
08:18:11:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
08:18:12:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 72
Eye Windows:
Uplink 0: ________________________________________________________________________________
Uplink 1: ________________________________________________________________________________
Uplink 2: ___________________________________________________________________________XXXXX
Uplink 3: ___________________________________________________________________________XXXXX
Uplink 4: __________________________________________________________________________XXXXX_
Uplink 5: __________________________________________________________________________XXXXX_
Uplink 6: ___________________________________________________________________________XXXX_
Uplink 7: ___________________________________________________________________________XXXX_
Uplink 8: _________________________________________________________________________XXXXX__
Uplink 9: _________________________________________________________________________XXXXX__
Uplink 10: ________________________________________________________________________XXXXXX__
Uplink 11: ________________________________________________________________________XXXXXX__
Uplink 12: __________________________________________________________________________XXXXXX
Uplink 13: __________________________________________________________________________XXXXXX
Uplink 14: ___________________________________________________________________________XXXXX
Uplink 15: ___________________________________________________________________________XXXXX
Data phase characteristics:
Uplink 0:
Optimal Phase: 26
Window Length: 36
Eye Window: _____XXXX_______________________________
Uplink 1:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 2:
Optimal Phase: 25
Window Length: 35
Eye Window: ___XXXXX________________________________
Uplink 3:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 4:
Optimal Phase: 20
Window Length: 34
Eye Window: XXXX__________________________________XX
Uplink 5:
Optimal Phase: 16
Window Length: 35
Eye Window: __________________________________XXXXX_
Uplink 6:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 7:
Optimal Phase: 10
Window Length: 36
Eye Window: _____________________________XXXX_______
Uplink 8:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 9:
Optimal Phase: 6
Window Length: 35
Eye Window: ________________________XXXXX___________
Uplink 10:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 11:
Optimal Phase: 5
Window Length: 35
Eye Window: _______________________XXXXX____________
Uplink 12:
Optimal Phase: 4
Window Length: 35
Eye Window: ______________________XXXXX_____________
Uplink 13:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 14:
Optimal Phase: 4
Window Length: 34
Eye Window: ______________________XXXXXX____________
Uplink 15:
Optimal Phase: 6
Window Length: 34
Eye Window: ________________________XXXXXX__________
08:18:12:setup_element:INFO: Performing Elink synchronization
08:18:12:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:18:12:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:18:12:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:18:12:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:18:12:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
08:18:12:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:18:12:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_0_1 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_0__upli_1
FEB type: A FEB_A: 1 FEB_B: 0
08:18:13:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:18:14:febtest:INFO: 01-00 | XA-000-08-003-000-001-100-02 | 60.0 | 1124.0
08:18:14:febtest:INFO: 08-01 | XA-000-08-003-000-001-104-02 | 44.1 | 1189.2
08:18:14:febtest:INFO: 03-02 | XA-000-08-003-000-001-105-02 | 34.6 | 1206.9
08:18:14:febtest:INFO: 10-03 | XA-000-08-003-000-001-099-02 | 47.3 | 1177.4
08:18:14:febtest:INFO: 05-04 | XA-000-08-003-000-001-110-02 | 47.3 | 1177.4
08:18:15:febtest:INFO: 12-05 | XA-000-08-003-000-001-108-02 | 47.3 | 1171.5
08:18:15:febtest:INFO: 07-06 | XA-000-08-003-000-001-109-02 | 34.6 | 1206.9
08:18:15:febtest:INFO: 14-07 | XA-000-08-003-000-001-103-02 | 50.4 | 1171.5
08:18:16:ST3_smx:INFO: Configuring SMX FAST
08:18:18:ST3_smx:INFO: chip: 1-0 56.797143 C 1135.937260 mV
08:18:18:ST3_smx:INFO: Electrons
08:18:18:ST3_smx:INFO: # loops 0
08:18:19:ST3_smx:INFO: # loops 1
08:18:21:ST3_smx:INFO: # loops 2
08:18:23:ST3_smx:INFO: Total # of broken channels: 0
08:18:23:ST3_smx:INFO: List of broken channels: []
08:18:23:ST3_smx:INFO: Total # of broken channels: 0
08:18:23:ST3_smx:INFO: List of broken channels: []
08:18:24:ST3_smx:INFO: Configuring SMX FAST
08:18:26:ST3_smx:INFO: chip: 8-1 53.612520 C 1153.732915 mV
08:18:26:ST3_smx:INFO: Electrons
08:18:26:ST3_smx:INFO: # loops 0
08:18:28:ST3_smx:INFO: # loops 1
08:18:30:ST3_smx:INFO: # loops 2
08:18:31:ST3_smx:INFO: Total # of broken channels: 0
08:18:31:ST3_smx:INFO: List of broken channels: []
08:18:31:ST3_smx:INFO: Total # of broken channels: 0
08:18:31:ST3_smx:INFO: List of broken channels: []
08:18:32:ST3_smx:INFO: Configuring SMX FAST
08:18:34:ST3_smx:INFO: chip: 3-2 44.073563 C 1177.390875 mV
08:18:34:ST3_smx:INFO: Electrons
08:18:34:ST3_smx:INFO: # loops 0
08:18:36:ST3_smx:INFO: # loops 1
08:18:37:ST3_smx:INFO: # loops 2
08:18:39:ST3_smx:INFO: Total # of broken channels: 0
08:18:39:ST3_smx:INFO: List of broken channels: []
08:18:39:ST3_smx:INFO: Total # of broken channels: 0
08:18:39:ST3_smx:INFO: List of broken channels: []
08:18:40:ST3_smx:INFO: Configuring SMX FAST
08:18:41:ST3_smx:INFO: chip: 10-3 53.612520 C 1153.732915 mV
08:18:41:ST3_smx:INFO: Electrons
08:18:41:ST3_smx:INFO: # loops 0
08:18:43:ST3_smx:INFO: # loops 1
08:18:45:ST3_smx:INFO: # loops 2
08:18:47:ST3_smx:INFO: Total # of broken channels: 0
08:18:47:ST3_smx:INFO: List of broken channels: []
08:18:47:ST3_smx:INFO: Total # of broken channels: 0
08:18:47:ST3_smx:INFO: List of broken channels: []
08:18:48:ST3_smx:INFO: Configuring SMX FAST
08:18:50:ST3_smx:INFO: chip: 5-4 53.612520 C 1153.732915 mV
08:18:50:ST3_smx:INFO: Electrons
08:18:50:ST3_smx:INFO: # loops 0
08:18:51:ST3_smx:INFO: # loops 1
08:18:53:ST3_smx:INFO: # loops 2
08:18:55:ST3_smx:INFO: Total # of broken channels: 0
08:18:55:ST3_smx:INFO: List of broken channels: []
08:18:55:ST3_smx:INFO: Total # of broken channels: 0
08:18:55:ST3_smx:INFO: List of broken channels: []
08:18:56:ST3_smx:INFO: Configuring SMX FAST
08:18:58:ST3_smx:INFO: chip: 12-5 40.898880 C 1206.851500 mV
08:18:58:ST3_smx:INFO: Electrons
08:18:58:ST3_smx:INFO: # loops 0
08:19:00:ST3_smx:INFO: # loops 1
08:19:01:ST3_smx:INFO: # loops 2
08:19:03:ST3_smx:INFO: Total # of broken channels: 0
08:19:03:ST3_smx:INFO: List of broken channels: []
08:19:03:ST3_smx:INFO: Total # of broken channels: 0
08:19:03:ST3_smx:INFO: List of broken channels: []
08:19:04:ST3_smx:INFO: Configuring SMX FAST
08:19:06:ST3_smx:INFO: chip: 7-6 47.250730 C 1171.483840 mV
08:19:06:ST3_smx:INFO: Electrons
08:19:06:ST3_smx:INFO: # loops 0
08:19:08:ST3_smx:INFO: # loops 1
08:19:09:ST3_smx:INFO: # loops 2
08:19:11:ST3_smx:INFO: Total # of broken channels: 0
08:19:11:ST3_smx:INFO: List of broken channels: []
08:19:11:ST3_smx:INFO: Total # of broken channels: 0
08:19:11:ST3_smx:INFO: List of broken channels: []
08:19:12:ST3_smx:INFO: Configuring SMX FAST
08:19:14:ST3_smx:INFO: chip: 14-7 56.797143 C 1147.806000 mV
08:19:14:ST3_smx:INFO: Electrons
08:19:14:ST3_smx:INFO: # loops 0
08:19:16:ST3_smx:INFO: # loops 1
08:19:17:ST3_smx:INFO: # loops 2
08:19:19:ST3_smx:INFO: Total # of broken channels: 0
08:19:19:ST3_smx:INFO: List of broken channels: []
08:19:19:ST3_smx:INFO: Total # of broken channels: 0
08:19:19:ST3_smx:INFO: List of broken channels: []
08:19:20:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:19:20:febtest:INFO: 01-00 | XA-000-08-003-000-001-100-02 | 56.8 | 1141.9
08:19:20:febtest:INFO: 08-01 | XA-000-08-003-000-001-104-02 | 53.6 | 1159.7
08:19:20:febtest:INFO: 03-02 | XA-000-08-003-000-001-105-02 | 47.3 | 1177.4
08:19:21:febtest:INFO: 10-03 | XA-000-08-003-000-001-099-02 | 56.8 | 1153.7
08:19:21:febtest:INFO: 05-04 | XA-000-08-003-000-001-110-02 | 53.6 | 1153.7
08:19:21:febtest:INFO: 12-05 | XA-000-08-003-000-001-108-02 | 40.9 | 1206.9
08:19:21:febtest:INFO: 07-06 | XA-000-08-003-000-001-109-02 | 47.3 | 1171.5
08:19:22:febtest:INFO: 14-07 | XA-000-08-003-000-001-103-02 | 56.8 | 1147.8
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_05_15-08_17_59
OPERATOR : Henrik;
SITE : KIT
SETUP : KIT_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L5UL501018 M5UL5B0010180A2 62 C
FEB_SN : 3016
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
SENSOR_ID: 15083
MODULE_NAME: L5UL501018 M5UL5B0010180A2 62 C
MODULE_TYPE:
MODULE_LADDER: L5UL501018
MODULE_MODULE: M5UL5B0010180A2
MODULE_SIZE: 62
MODULE_GRADE: C
---------------------------------------
VI_before_Init : ['2.450', '1.8590', '1.850', '0.5556', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0210', '1.850', '0.4583', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.449', '2.0070', '1.850', '0.3271', '0.000', '0.0000', '0.000', '0.0000']