Go Back
FEB_3018 06.05.24 14:01:20
TextEdit.txt
14:01:20:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:01:20:ST3_Shared:INFO: FEB-Microcable
14:01:20:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:01:21:febtest:INFO: Testing FEB with SN 3018
14:01:23:smx_tester:INFO: Scanning setup
14:01:23:elinks:INFO: Disabling clock on downlink 0
14:01:23:elinks:INFO: Disabling clock on downlink 1
14:01:23:elinks:INFO: Disabling clock on downlink 2
14:01:23:elinks:INFO: Disabling clock on downlink 3
14:01:23:elinks:INFO: Disabling clock on downlink 4
14:01:23:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:01:23:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
14:01:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:01:24:elinks:INFO: Disabling clock on downlink 0
14:01:24:elinks:INFO: Disabling clock on downlink 1
14:01:24:elinks:INFO: Disabling clock on downlink 2
14:01:24:elinks:INFO: Disabling clock on downlink 3
14:01:24:elinks:INFO: Disabling clock on downlink 4
14:01:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:01:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
14:01:24:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
14:01:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:01:24:elinks:INFO: Disabling clock on downlink 0
14:01:24:elinks:INFO: Disabling clock on downlink 1
14:01:24:elinks:INFO: Disabling clock on downlink 2
14:01:24:elinks:INFO: Disabling clock on downlink 3
14:01:24:elinks:INFO: Disabling clock on downlink 4
14:01:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:01:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:01:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:01:24:elinks:INFO: Disabling clock on downlink 0
14:01:24:elinks:INFO: Disabling clock on downlink 1
14:01:24:elinks:INFO: Disabling clock on downlink 2
14:01:24:elinks:INFO: Disabling clock on downlink 3
14:01:24:elinks:INFO: Disabling clock on downlink 4
14:01:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:01:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:01:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:01:24:elinks:INFO: Disabling clock on downlink 0
14:01:24:elinks:INFO: Disabling clock on downlink 1
14:01:24:elinks:INFO: Disabling clock on downlink 2
14:01:24:elinks:INFO: Disabling clock on downlink 3
14:01:24:elinks:INFO: Disabling clock on downlink 4
14:01:24:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:01:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
14:01:24:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:01:24:setup_element:INFO: Scanning clock phase
14:01:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:01:24:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:01:24:setup_element:INFO: Clock phase scan results for group 0, downlink 1
14:01:24:setup_element:INFO: Eye window for uplink 2 : _________________________________________________________________________XXXX___
Clock Delay: 34
14:01:24:setup_element:INFO: Eye window for uplink 3 : _________________________________________________________________________XXXX___
Clock Delay: 34
14:01:24:setup_element:INFO: Eye window for uplink 4 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
14:01:24:setup_element:INFO: Eye window for uplink 5 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
14:01:24:setup_element:INFO: Eye window for uplink 6 : ________________________________________________________________________XXXX____
Clock Delay: 33
14:01:24:setup_element:INFO: Eye window for uplink 7 : ________________________________________________________________________XXXX____
Clock Delay: 33
14:01:24:setup_element:INFO: Eye window for uplink 8 : _____________________________________________________________________XXXXX______
Clock Delay: 31
14:01:24:setup_element:INFO: Eye window for uplink 9 : _____________________________________________________________________XXXXX______
Clock Delay: 31
14:01:24:setup_element:INFO: Eye window for uplink 10: _____________________________________________________________________XXXXX______
Clock Delay: 31
14:01:24:setup_element:INFO: Eye window for uplink 11: _____________________________________________________________________XXXXX______
Clock Delay: 31
14:01:24:setup_element:INFO: Eye window for uplink 12: _______________________________________________________________________XXXXX____
Clock Delay: 33
14:01:24:setup_element:INFO: Eye window for uplink 13: _______________________________________________________________________XXXXX____
Clock Delay: 33
14:01:24:setup_element:INFO: Eye window for uplink 14: _______________________________________________________________________XXXXX____
Clock Delay: 33
14:01:24:setup_element:INFO: Eye window for uplink 15: _______________________________________________________________________XXXXX____
Clock Delay: 33
14:01:24:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 1
14:01:24:setup_element:INFO: Scanning data phases
14:01:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:01:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:01:30:setup_element:INFO: Data phase scan results for group 0, downlink 1
14:01:30:setup_element:INFO: Eye window for uplink 2 : XXXXX__________________________________X
Data delay found: 21
14:01:30:setup_element:INFO: Eye window for uplink 3 : XX__________________________________XXXX
Data delay found: 18
14:01:30:setup_element:INFO: Eye window for uplink 4 : X___________________________________XXXX
Data delay found: 18
14:01:30:setup_element:INFO: Eye window for uplink 5 : ________________________________XXXXX___
Data delay found: 14
14:01:30:setup_element:INFO: Eye window for uplink 6 : ______________________________XXXXXX____
Data delay found: 12
14:01:30:setup_element:INFO: Eye window for uplink 7 : __________________________XXXXX_________
Data delay found: 8
14:01:30:setup_element:INFO: Eye window for uplink 8 : ____________XXXXXXXX____________________
Data delay found: 35
14:01:30:setup_element:INFO: Eye window for uplink 9 : __________________XXXXXX________________
Data delay found: 0
14:01:30:setup_element:INFO: Eye window for uplink 10: ______________XXXXXXXX__________________
Data delay found: 37
14:01:30:setup_element:INFO: Eye window for uplink 11: __________________XXXXXXXX______________
Data delay found: 1
14:01:30:setup_element:INFO: Eye window for uplink 12: _________________XXXXXX_________________
Data delay found: 39
14:01:30:setup_element:INFO: Eye window for uplink 13: ______________________XXXX______________
Data delay found: 3
14:01:30:setup_element:INFO: Eye window for uplink 14: ___________________XXXXX________________
Data delay found: 1
14:01:30:setup_element:INFO: Eye window for uplink 15: _____________________XXXXXXX____________
Data delay found: 4
14:01:30:setup_element:INFO: Setting the data phase to 21 for uplink 2
14:01:30:setup_element:INFO: Setting the data phase to 18 for uplink 3
14:01:30:setup_element:INFO: Setting the data phase to 18 for uplink 4
14:01:30:setup_element:INFO: Setting the data phase to 14 for uplink 5
14:01:30:setup_element:INFO: Setting the data phase to 12 for uplink 6
14:01:30:setup_element:INFO: Setting the data phase to 8 for uplink 7
14:01:30:setup_element:INFO: Setting the data phase to 35 for uplink 8
14:01:30:setup_element:INFO: Setting the data phase to 0 for uplink 9
14:01:30:setup_element:INFO: Setting the data phase to 37 for uplink 10
14:01:30:setup_element:INFO: Setting the data phase to 1 for uplink 11
14:01:30:setup_element:INFO: Setting the data phase to 39 for uplink 12
14:01:30:setup_element:INFO: Setting the data phase to 3 for uplink 13
14:01:30:setup_element:INFO: Setting the data phase to 1 for uplink 14
14:01:30:setup_element:INFO: Setting the data phase to 4 for uplink 15
14:01:30:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 32
Window Length: 72
Eye Windows:
Uplink 2: _________________________________________________________________________XXXX___
Uplink 3: _________________________________________________________________________XXXX___
Uplink 4: _______________________________________________________________________XXXXXX___
Uplink 5: _______________________________________________________________________XXXXXX___
Uplink 6: ________________________________________________________________________XXXX____
Uplink 7: ________________________________________________________________________XXXX____
Uplink 8: _____________________________________________________________________XXXXX______
Uplink 9: _____________________________________________________________________XXXXX______
Uplink 10: _____________________________________________________________________XXXXX______
Uplink 11: _____________________________________________________________________XXXXX______
Uplink 12: _______________________________________________________________________XXXXX____
Uplink 13: _______________________________________________________________________XXXXX____
Uplink 14: _______________________________________________________________________XXXXX____
Uplink 15: _______________________________________________________________________XXXXX____
Data phase characteristics:
Uplink 2:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 3:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 4:
Optimal Phase: 18
Window Length: 35
Eye Window: X___________________________________XXXX
Uplink 5:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 6:
Optimal Phase: 12
Window Length: 34
Eye Window: ______________________________XXXXXX____
Uplink 7:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 8:
Optimal Phase: 35
Window Length: 32
Eye Window: ____________XXXXXXXX____________________
Uplink 9:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
Uplink 10:
Optimal Phase: 37
Window Length: 32
Eye Window: ______________XXXXXXXX__________________
Uplink 11:
Optimal Phase: 1
Window Length: 32
Eye Window: __________________XXXXXXXX______________
Uplink 12:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
Uplink 13:
Optimal Phase: 3
Window Length: 36
Eye Window: ______________________XXXX______________
Uplink 14:
Optimal Phase: 1
Window Length: 35
Eye Window: ___________________XXXXX________________
Uplink 15:
Optimal Phase: 4
Window Length: 33
Eye Window: _____________________XXXXXXX____________
]
14:01:30:setup_element:INFO: Beginning SMX ASICs map scan
14:01:30:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:01:30:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:01:30:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
14:01:30:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
14:01:30:uplink:INFO: Setting uplinks mask [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
14:01:30:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
14:01:30:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
14:01:30:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
14:01:30:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
14:01:30:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
14:01:30:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
14:01:30:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
14:01:30:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
14:01:31:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
14:01:31:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
14:01:31:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
14:01:31:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
14:01:31:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
14:01:31:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
14:01:32:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 32
Window Length: 72
Eye Windows:
Uplink 2: _________________________________________________________________________XXXX___
Uplink 3: _________________________________________________________________________XXXX___
Uplink 4: _______________________________________________________________________XXXXXX___
Uplink 5: _______________________________________________________________________XXXXXX___
Uplink 6: ________________________________________________________________________XXXX____
Uplink 7: ________________________________________________________________________XXXX____
Uplink 8: _____________________________________________________________________XXXXX______
Uplink 9: _____________________________________________________________________XXXXX______
Uplink 10: _____________________________________________________________________XXXXX______
Uplink 11: _____________________________________________________________________XXXXX______
Uplink 12: _______________________________________________________________________XXXXX____
Uplink 13: _______________________________________________________________________XXXXX____
Uplink 14: _______________________________________________________________________XXXXX____
Uplink 15: _______________________________________________________________________XXXXX____
Data phase characteristics:
Uplink 2:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 3:
Optimal Phase: 18
Window Length: 34
Eye Window: XX__________________________________XXXX
Uplink 4:
Optimal Phase: 18
Window Length: 35
Eye Window: X___________________________________XXXX
Uplink 5:
Optimal Phase: 14
Window Length: 35
Eye Window: ________________________________XXXXX___
Uplink 6:
Optimal Phase: 12
Window Length: 34
Eye Window: ______________________________XXXXXX____
Uplink 7:
Optimal Phase: 8
Window Length: 35
Eye Window: __________________________XXXXX_________
Uplink 8:
Optimal Phase: 35
Window Length: 32
Eye Window: ____________XXXXXXXX____________________
Uplink 9:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
Uplink 10:
Optimal Phase: 37
Window Length: 32
Eye Window: ______________XXXXXXXX__________________
Uplink 11:
Optimal Phase: 1
Window Length: 32
Eye Window: __________________XXXXXXXX______________
Uplink 12:
Optimal Phase: 39
Window Length: 34
Eye Window: _________________XXXXXX_________________
Uplink 13:
Optimal Phase: 3
Window Length: 36
Eye Window: ______________________XXXX______________
Uplink 14:
Optimal Phase: 1
Window Length: 35
Eye Window: ___________________XXXXX________________
Uplink 15:
Optimal Phase: 4
Window Length: 33
Eye Window: _____________________XXXXXXX____________
14:01:32:setup_element:INFO: Performing Elink synchronization
14:01:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:01:32:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:01:32:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
14:01:32:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
14:01:32:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
14:01:32:uplink:INFO: Enabling uplinks [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
14:01:32:ST3_emu:INFO: Number of chips: 7
addr | upli | dwnli | grp | uplinks | uplinks_map
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_1_8 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_1_8 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_1__upli_8
FEB type: A FEB_A: 1 FEB_B: 0
14:01:33:febtest:ERROR: HW addres 1 != 0
14:01:36:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:01:36:febtest:INFO: 08-01 | XA-000-08-003-000-001-186-10 | -9.6 | 1375.3
14:01:37:febtest:INFO: 03-02 | XA-000-08-003-000-001-185-10 | 9.3 | 1306.1
14:01:37:febtest:INFO: 10-03 | XA-000-08-003-000-001-190-10 | 6.1 | 1317.7
14:01:37:febtest:INFO: 05-04 | XA-000-08-003-000-001-189-10 | 15.6 | 1288.7
14:01:37:febtest:INFO: 12-05 | XA-000-08-003-000-001-195-06 | 18.7 | 1271.2
14:01:38:febtest:INFO: 07-06 | XA-000-08-003-000-001-193-06 | 21.9 | 1253.7
14:01:38:febtest:INFO: 14-07 | XA-000-08-003-000-001-187-10 | 3.0 | 1329.2
14:01:38:ST3_smx:INFO: Configuring SMX FAST
14:01:40:ST3_smx:INFO: chip: 8-1 -3.285750 C 1363.791835 mV
14:01:40:ST3_smx:INFO: Electrons
14:01:40:ST3_smx:INFO: # loops 0
14:01:41:ST3_smx:INFO: # loops 1
14:01:43:ST3_smx:INFO: # loops 2
14:01:44:ST3_smx:INFO: Total # of broken channels: 0
14:01:44:ST3_smx:INFO: List of broken channels: []
14:01:44:ST3_smx:INFO: Total # of broken channels: 0
14:01:44:ST3_smx:INFO: List of broken channels: []
14:01:45:ST3_smx:INFO: Configuring SMX FAST
14:01:47:ST3_smx:INFO: chip: 3-2 15.590880 C 1282.867635 mV
14:01:47:ST3_smx:INFO: Electrons
14:01:47:ST3_smx:INFO: # loops 0
14:01:49:ST3_smx:INFO: # loops 1
14:01:50:ST3_smx:INFO: # loops 2
14:01:52:ST3_smx:INFO: Total # of broken channels: 0
14:01:52:ST3_smx:INFO: List of broken channels: []
14:01:52:ST3_smx:INFO: Total # of broken channels: 0
14:01:52:ST3_smx:INFO: List of broken channels: []
14:01:53:ST3_smx:INFO: Configuring SMX FAST
14:01:55:ST3_smx:INFO: chip: 10-3 2.996520 C 1335.002160 mV
14:01:55:ST3_smx:INFO: Electrons
14:01:55:ST3_smx:INFO: # loops 0
14:01:56:ST3_smx:INFO: # loops 1
14:01:58:ST3_smx:INFO: # loops 2
14:01:59:ST3_smx:INFO: Total # of broken channels: 0
14:01:59:ST3_smx:INFO: List of broken channels: []
14:01:59:ST3_smx:INFO: Total # of broken channels: 0
14:01:59:ST3_smx:INFO: List of broken channels: []
14:02:00:ST3_smx:INFO: Configuring SMX FAST
14:02:02:ST3_smx:INFO: chip: 5-4 9.288730 C 1317.668715 mV
14:02:02:ST3_smx:INFO: Electrons
14:02:02:ST3_smx:INFO: # loops 0
14:02:04:ST3_smx:INFO: # loops 1
14:02:05:ST3_smx:INFO: # loops 2
14:02:07:ST3_smx:INFO: Total # of broken channels: 0
14:02:07:ST3_smx:INFO: List of broken channels: []
14:02:07:ST3_smx:INFO: Total # of broken channels: 0
14:02:07:ST3_smx:INFO: List of broken channels: []
14:02:08:ST3_smx:INFO: Configuring SMX FAST
14:02:10:ST3_smx:INFO: chip: 12-5 21.902970 C 1277.050060 mV
14:02:10:ST3_smx:INFO: Electrons
14:02:10:ST3_smx:INFO: # loops 0
14:02:11:ST3_smx:INFO: # loops 1
14:02:13:ST3_smx:INFO: # loops 2
14:02:15:ST3_smx:INFO: Total # of broken channels: 0
14:02:15:ST3_smx:INFO: List of broken channels: []
14:02:15:ST3_smx:INFO: Total # of broken channels: 0
14:02:15:ST3_smx:INFO: List of broken channels: []
14:02:16:ST3_smx:INFO: Configuring SMX FAST
14:02:18:ST3_smx:INFO: chip: 7-6 18.745682 C 1265.400000 mV
14:02:18:ST3_smx:INFO: Electrons
14:02:18:ST3_smx:INFO: # loops 0
14:02:19:ST3_smx:INFO: # loops 1
14:02:21:ST3_smx:INFO: # loops 2
14:02:23:ST3_smx:INFO: Total # of broken channels: 0
14:02:23:ST3_smx:INFO: List of broken channels: []
14:02:23:ST3_smx:INFO: Total # of broken channels: 0
14:02:23:ST3_smx:INFO: List of broken channels: []
14:02:24:ST3_smx:INFO: Configuring SMX FAST
14:02:25:ST3_smx:INFO: chip: 14-7 6.141382 C 1323.451500 mV
14:02:25:ST3_smx:INFO: Electrons
14:02:25:ST3_smx:INFO: # loops 0
14:02:27:ST3_smx:INFO: # loops 1
14:02:29:ST3_smx:INFO: # loops 2
14:02:30:ST3_smx:INFO: Total # of broken channels: 0
14:02:30:ST3_smx:INFO: List of broken channels: []
14:02:30:ST3_smx:INFO: Total # of broken channels: 0
14:02:30:ST3_smx:INFO: List of broken channels: []
14:02:31:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:02:31:febtest:INFO: 08-01 | XA-000-08-003-000-001-186-10 | -6.4 | 1369.5
14:02:32:febtest:INFO: 03-02 | XA-000-08-003-000-001-185-10 | 18.7 | 1277.1
14:02:32:febtest:INFO: 10-03 | XA-000-08-003-000-001-190-10 | 6.1 | 1329.2
14:02:32:febtest:INFO: 05-04 | XA-000-08-003-000-001-189-10 | 12.4 | 1317.7
14:02:32:febtest:INFO: 12-05 | XA-000-08-003-000-001-195-06 | 21.9 | 1277.1
14:02:32:febtest:INFO: 07-06 | XA-000-08-003-000-001-193-06 | 18.7 | 1265.4
14:02:33:febtest:INFO: 14-07 | XA-000-08-003-000-001-187-10 | 6.1 | 1323.5
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_05_06-14_01_20
OPERATOR : Benjamin;
SITE : KIT
SETUP : KIT_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME :
FEB_SN : 3018
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
---------------------------------------
VI_before_Init : ['2.200', '1.8830', '2.800', '1.2720', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.200', '1.5160', '2.800', '0.4111', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.200', '1.5150', '2.800', '0.2864', '0.000', '0.0000', '0.000', '0.0000']