Go Back
FEB_3038 24.06.24 14:11:05
TextEdit.txt
14:11:05:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:11:05:ST3_Shared:INFO: FEB-Sensor
14:11:05:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:11:06:ST3_ModuleSelector:INFO: L6UL201035 M6UL2B2010352A2 62 A
14:11:06:ST3_ModuleSelector:INFO: 21083
14:11:07:febtest:INFO: Testing FEB with SN 3038
14:11:09:smx_tester:INFO: Scanning setup
14:11:09:elinks:INFO: Disabling clock on downlink 0
14:11:09:elinks:INFO: Disabling clock on downlink 1
14:11:09:elinks:INFO: Disabling clock on downlink 2
14:11:09:elinks:INFO: Disabling clock on downlink 3
14:11:09:elinks:INFO: Disabling clock on downlink 4
14:11:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:11:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
14:11:09:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:11:09:elinks:INFO: Disabling clock on downlink 0
14:11:09:elinks:INFO: Disabling clock on downlink 1
14:11:09:elinks:INFO: Disabling clock on downlink 2
14:11:09:elinks:INFO: Disabling clock on downlink 3
14:11:09:elinks:INFO: Disabling clock on downlink 4
14:11:09:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:11:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
14:11:10:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
14:11:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:11:10:elinks:INFO: Disabling clock on downlink 0
14:11:10:elinks:INFO: Disabling clock on downlink 1
14:11:10:elinks:INFO: Disabling clock on downlink 2
14:11:10:elinks:INFO: Disabling clock on downlink 3
14:11:10:elinks:INFO: Disabling clock on downlink 4
14:11:10:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:11:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:11:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:11:10:elinks:INFO: Disabling clock on downlink 0
14:11:10:elinks:INFO: Disabling clock on downlink 1
14:11:10:elinks:INFO: Disabling clock on downlink 2
14:11:10:elinks:INFO: Disabling clock on downlink 3
14:11:10:elinks:INFO: Disabling clock on downlink 4
14:11:10:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:11:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:11:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:11:10:elinks:INFO: Disabling clock on downlink 0
14:11:10:elinks:INFO: Disabling clock on downlink 1
14:11:10:elinks:INFO: Disabling clock on downlink 2
14:11:10:elinks:INFO: Disabling clock on downlink 3
14:11:10:elinks:INFO: Disabling clock on downlink 4
14:11:10:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:11:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
14:11:10:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:11:10:setup_element:INFO: Scanning clock phase
14:11:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:11:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:11:10:setup_element:INFO: Clock phase scan results for group 0, downlink 1
14:11:10:setup_element:INFO: Eye window for uplink 0 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 1 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 2 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 3 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 4 : __________________________________________________________________________XXXXX_
Clock Delay: 36
14:11:10:setup_element:INFO: Eye window for uplink 5 : __________________________________________________________________________XXXXX_
Clock Delay: 36
14:11:10:setup_element:INFO: Eye window for uplink 6 : __________________________________________________________________________XXXXX_
Clock Delay: 36
14:11:10:setup_element:INFO: Eye window for uplink 7 : __________________________________________________________________________XXXXX_
Clock Delay: 36
14:11:10:setup_element:INFO: Eye window for uplink 8 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 9 : ________________________________________________________________________XXXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 10: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 11: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 12: ________________________________________________________________________XXXX____
Clock Delay: 33
14:11:10:setup_element:INFO: Eye window for uplink 13: ________________________________________________________________________XXXX____
Clock Delay: 33
14:11:10:setup_element:INFO: Eye window for uplink 14: _________________________________________________________________________XXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Eye window for uplink 15: _________________________________________________________________________XXXXXX_
Clock Delay: 35
14:11:10:setup_element:INFO: Setting the clock phase to 35 for group 0, downlink 1
14:11:10:setup_element:INFO: Scanning data phases
14:11:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:11:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:11:15:setup_element:INFO: Data phase scan results for group 0, downlink 1
14:11:15:setup_element:INFO: Eye window for uplink 0 : _XXXXXXX________________________________
Data delay found: 24
14:11:15:setup_element:INFO: Eye window for uplink 1 : XXXX_________________________________XXX
Data delay found: 20
14:11:15:setup_element:INFO: Eye window for uplink 2 : _XXXXXXX________________________________
Data delay found: 24
14:11:15:setup_element:INFO: Eye window for uplink 3 : XXX__________________________________XXX
Data delay found: 19
14:11:15:setup_element:INFO: Eye window for uplink 4 : XXX_________________________________XXXX
Data delay found: 19
14:11:15:setup_element:INFO: Eye window for uplink 5 : ________________________________XXXXXX__
Data delay found: 14
14:11:15:setup_element:INFO: Eye window for uplink 6 : ________________________________XXXXXX__
Data delay found: 14
14:11:15:setup_element:INFO: Eye window for uplink 7 : ____________________________XXXXXX______
Data delay found: 10
14:11:15:setup_element:INFO: Eye window for uplink 8 : ________________XXXXXXXX________________
Data delay found: 39
14:11:15:setup_element:INFO: Eye window for uplink 9 : ______________________XXXXXXX___________
Data delay found: 5
14:11:15:setup_element:INFO: Eye window for uplink 10: ___________________XXXXXXX______________
Data delay found: 2
14:11:15:setup_element:INFO: Eye window for uplink 11: _______________________XXXXXXX__________
Data delay found: 6
14:11:15:setup_element:INFO: Eye window for uplink 12: ___________________XXXXXX_______________
Data delay found: 1
14:11:15:setup_element:INFO: Eye window for uplink 13: ______________________XXXXXX____________
Data delay found: 4
14:11:16:setup_element:INFO: Eye window for uplink 14: _____________________XXXXXXX____________
Data delay found: 4
14:11:16:setup_element:INFO: Eye window for uplink 15: _________________________XXXXXX_________
Data delay found: 7
14:11:16:setup_element:INFO: Setting the data phase to 24 for uplink 0
14:11:16:setup_element:INFO: Setting the data phase to 20 for uplink 1
14:11:16:setup_element:INFO: Setting the data phase to 24 for uplink 2
14:11:16:setup_element:INFO: Setting the data phase to 19 for uplink 3
14:11:16:setup_element:INFO: Setting the data phase to 19 for uplink 4
14:11:16:setup_element:INFO: Setting the data phase to 14 for uplink 5
14:11:16:setup_element:INFO: Setting the data phase to 14 for uplink 6
14:11:16:setup_element:INFO: Setting the data phase to 10 for uplink 7
14:11:16:setup_element:INFO: Setting the data phase to 39 for uplink 8
14:11:16:setup_element:INFO: Setting the data phase to 5 for uplink 9
14:11:16:setup_element:INFO: Setting the data phase to 2 for uplink 10
14:11:16:setup_element:INFO: Setting the data phase to 6 for uplink 11
14:11:16:setup_element:INFO: Setting the data phase to 1 for uplink 12
14:11:16:setup_element:INFO: Setting the data phase to 4 for uplink 13
14:11:16:setup_element:INFO: Setting the data phase to 4 for uplink 14
14:11:16:setup_element:INFO: Setting the data phase to 7 for uplink 15
14:11:16:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 73
Eye Windows:
Uplink 0: _________________________________________________________________________XXXXXX_
Uplink 1: _________________________________________________________________________XXXXXX_
Uplink 2: _________________________________________________________________________XXXXXX_
Uplink 3: _________________________________________________________________________XXXXXX_
Uplink 4: __________________________________________________________________________XXXXX_
Uplink 5: __________________________________________________________________________XXXXX_
Uplink 6: __________________________________________________________________________XXXXX_
Uplink 7: __________________________________________________________________________XXXXX_
Uplink 8: ________________________________________________________________________XXXXXXX_
Uplink 9: ________________________________________________________________________XXXXXXX_
Uplink 10: ________________________________________________________________________XXXXXXX_
Uplink 11: ________________________________________________________________________XXXXXXX_
Uplink 12: ________________________________________________________________________XXXX____
Uplink 13: ________________________________________________________________________XXXX____
Uplink 14: _________________________________________________________________________XXXXXX_
Uplink 15: _________________________________________________________________________XXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 1:
Optimal Phase: 20
Window Length: 33
Eye Window: XXXX_________________________________XXX
Uplink 2:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 3:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 4:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 5:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 6:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 7:
Optimal Phase: 10
Window Length: 34
Eye Window: ____________________________XXXXXX______
Uplink 8:
Optimal Phase: 39
Window Length: 32
Eye Window: ________________XXXXXXXX________________
Uplink 9:
Optimal Phase: 5
Window Length: 33
Eye Window: ______________________XXXXXXX___________
Uplink 10:
Optimal Phase: 2
Window Length: 33
Eye Window: ___________________XXXXXXX______________
Uplink 11:
Optimal Phase: 6
Window Length: 33
Eye Window: _______________________XXXXXXX__________
Uplink 12:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 13:
Optimal Phase: 4
Window Length: 34
Eye Window: ______________________XXXXXX____________
Uplink 14:
Optimal Phase: 4
Window Length: 33
Eye Window: _____________________XXXXXXX____________
Uplink 15:
Optimal Phase: 7
Window Length: 34
Eye Window: _________________________XXXXXX_________
]
14:11:16:setup_element:INFO: Beginning SMX ASICs map scan
14:11:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:11:16:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:11:16:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
14:11:16:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
14:11:16:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
14:11:16:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
14:11:16:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
14:11:16:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
14:11:16:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
14:11:16:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
14:11:16:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
14:11:16:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
14:11:16:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
14:11:16:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
14:11:16:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
14:11:17:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
14:11:17:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
14:11:17:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
14:11:17:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
14:11:17:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
14:11:17:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
14:11:18:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 1
Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 1), (1, 0)
ASIC address 0x1: (ASIC uplink, uplink): (0, 8), (1, 9)
ASIC address 0x2: (ASIC uplink, uplink): (0, 3), (1, 2)
ASIC address 0x3: (ASIC uplink, uplink): (0, 10), (1, 11)
ASIC address 0x4: (ASIC uplink, uplink): (0, 5), (1, 4)
ASIC address 0x5: (ASIC uplink, uplink): (0, 12), (1, 13)
ASIC address 0x6: (ASIC uplink, uplink): (0, 7), (1, 6)
ASIC address 0x7: (ASIC uplink, uplink): (0, 14), (1, 15)
Clock Phase Characteristic:
Optimal Phase: 35
Window Length: 73
Eye Windows:
Uplink 0: _________________________________________________________________________XXXXXX_
Uplink 1: _________________________________________________________________________XXXXXX_
Uplink 2: _________________________________________________________________________XXXXXX_
Uplink 3: _________________________________________________________________________XXXXXX_
Uplink 4: __________________________________________________________________________XXXXX_
Uplink 5: __________________________________________________________________________XXXXX_
Uplink 6: __________________________________________________________________________XXXXX_
Uplink 7: __________________________________________________________________________XXXXX_
Uplink 8: ________________________________________________________________________XXXXXXX_
Uplink 9: ________________________________________________________________________XXXXXXX_
Uplink 10: ________________________________________________________________________XXXXXXX_
Uplink 11: ________________________________________________________________________XXXXXXX_
Uplink 12: ________________________________________________________________________XXXX____
Uplink 13: ________________________________________________________________________XXXX____
Uplink 14: _________________________________________________________________________XXXXXX_
Uplink 15: _________________________________________________________________________XXXXXX_
Data phase characteristics:
Uplink 0:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 1:
Optimal Phase: 20
Window Length: 33
Eye Window: XXXX_________________________________XXX
Uplink 2:
Optimal Phase: 24
Window Length: 33
Eye Window: _XXXXXXX________________________________
Uplink 3:
Optimal Phase: 19
Window Length: 34
Eye Window: XXX__________________________________XXX
Uplink 4:
Optimal Phase: 19
Window Length: 33
Eye Window: XXX_________________________________XXXX
Uplink 5:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 6:
Optimal Phase: 14
Window Length: 34
Eye Window: ________________________________XXXXXX__
Uplink 7:
Optimal Phase: 10
Window Length: 34
Eye Window: ____________________________XXXXXX______
Uplink 8:
Optimal Phase: 39
Window Length: 32
Eye Window: ________________XXXXXXXX________________
Uplink 9:
Optimal Phase: 5
Window Length: 33
Eye Window: ______________________XXXXXXX___________
Uplink 10:
Optimal Phase: 2
Window Length: 33
Eye Window: ___________________XXXXXXX______________
Uplink 11:
Optimal Phase: 6
Window Length: 33
Eye Window: _______________________XXXXXXX__________
Uplink 12:
Optimal Phase: 1
Window Length: 34
Eye Window: ___________________XXXXXX_______________
Uplink 13:
Optimal Phase: 4
Window Length: 34
Eye Window: ______________________XXXXXX____________
Uplink 14:
Optimal Phase: 4
Window Length: 33
Eye Window: _____________________XXXXXXX____________
Uplink 15:
Optimal Phase: 7
Window Length: 34
Eye Window: _________________________XXXXXX_________
14:11:18:setup_element:INFO: Performing Elink synchronization
14:11:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:11:18:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
14:11:18:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
14:11:18:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
14:11:18:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
14:11:18:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
14:11:18:ST3_emu:INFO: Number of chips: 8
addr | upli | dwnli | grp | uplinks | uplinks_map
0 | [0] | 1 | 0 | [1] | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | [(0, 14), (1, 15)]
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_h_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_front_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: h2D_back_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_fastD_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_front_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hDist_back_e_0_1 (Potential memory leak).
TROOT::Append:0: RuntimeWarning: Replacing existing TH1: hBroken_e_0_1 (Potential memory leak).
TCanvas::Constructor:0: RuntimeWarning: Deleting canvas with same name: cDist_FEB_A__addr_0__upli_1
FEB type: A FEB_A: 1 FEB_B: 0
14:11:20:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:11:20:febtest:INFO: 01-00 | XA-000-08-003-000-000-161-00 | 53.6 | 1153.7
14:11:20:febtest:INFO: 08-01 | XA-000-08-003-000-001-025-14 | 34.6 | 1218.6
14:11:20:febtest:INFO: 03-02 | XA-000-08-003-000-000-248-02 | 37.7 | 1212.7
14:11:20:febtest:INFO: 10-03 | XA-000-08-003-000-000-247-02 | 50.4 | 1159.7
14:11:21:febtest:INFO: 05-04 | XA-000-08-003-000-000-195-11 | 50.4 | 1165.6
14:11:21:febtest:INFO: 12-05 | XA-000-08-003-000-000-163-00 | 44.1 | 1177.4
14:11:21:febtest:INFO: 07-06 | XA-000-08-003-000-000-162-00 | 47.3 | 1165.6
14:11:21:febtest:INFO: 14-07 | XA-000-08-003-000-001-020-14 | 53.6 | 1153.7
14:11:22:ST3_smx:INFO: Configuring SMX FAST
14:11:24:ST3_smx:INFO: chip: 1-0 50.430383 C 1159.654860 mV
14:11:24:ST3_smx:INFO: Electrons
14:11:24:ST3_smx:INFO: # loops 0
14:11:26:ST3_smx:INFO: # loops 1
14:11:27:ST3_smx:INFO: # loops 2
14:11:29:ST3_smx:INFO: Total # of broken channels: 0
14:11:29:ST3_smx:INFO: List of broken channels: []
14:11:29:ST3_smx:INFO: Total # of broken channels: 0
14:11:29:ST3_smx:INFO: List of broken channels: []
14:11:30:ST3_smx:INFO: Configuring SMX FAST
14:11:32:ST3_smx:INFO: chip: 8-1 34.556970 C 1218.600960 mV
14:11:32:ST3_smx:INFO: Electrons
14:11:32:ST3_smx:INFO: # loops 0
14:11:33:ST3_smx:INFO: # loops 1
14:11:35:ST3_smx:INFO: # loops 2
14:11:37:ST3_smx:INFO: Total # of broken channels: 0
14:11:37:ST3_smx:INFO: List of broken channels: []
14:11:37:ST3_smx:INFO: Total # of broken channels: 0
14:11:37:ST3_smx:INFO: List of broken channels: []
14:11:38:ST3_smx:INFO: Configuring SMX FAST
14:11:40:ST3_smx:INFO: chip: 3-2 44.073563 C 1195.082160 mV
14:11:40:ST3_smx:INFO: Electrons
14:11:40:ST3_smx:INFO: # loops 0
14:11:41:ST3_smx:INFO: # loops 1
14:11:43:ST3_smx:INFO: # loops 2
14:11:44:ST3_smx:INFO: Total # of broken channels: 0
14:11:44:ST3_smx:INFO: List of broken channels: []
14:11:44:ST3_smx:INFO: Total # of broken channels: 0
14:11:44:ST3_smx:INFO: List of broken channels: []
14:11:45:ST3_smx:INFO: Configuring SMX FAST
14:11:47:ST3_smx:INFO: chip: 10-3 53.612520 C 1165.571835 mV
14:11:47:ST3_smx:INFO: Electrons
14:11:47:ST3_smx:INFO: # loops 0
14:11:49:ST3_smx:INFO: # loops 1
14:11:51:ST3_smx:INFO: # loops 2
14:11:53:ST3_smx:INFO: Total # of broken channels: 0
14:11:53:ST3_smx:INFO: List of broken channels: []
14:11:53:ST3_smx:INFO: Total # of broken channels: 0
14:11:53:ST3_smx:INFO: List of broken channels: []
14:11:54:ST3_smx:INFO: Configuring SMX FAST
14:11:56:ST3_smx:INFO: chip: 5-4 50.430383 C 1171.483840 mV
14:11:56:ST3_smx:INFO: Electrons
14:11:56:ST3_smx:INFO: # loops 0
14:11:57:ST3_smx:INFO: # loops 1
14:11:59:ST3_smx:INFO: # loops 2
14:12:01:ST3_smx:INFO: Total # of broken channels: 0
14:12:01:ST3_smx:INFO: List of broken channels: []
14:12:01:ST3_smx:INFO: Total # of broken channels: 0
14:12:01:ST3_smx:INFO: List of broken channels: []
14:12:01:ST3_smx:INFO: Configuring SMX FAST
14:12:04:ST3_smx:INFO: chip: 12-5 47.250730 C 1177.390875 mV
14:12:04:ST3_smx:INFO: Electrons
14:12:04:ST3_smx:INFO: # loops 0
14:12:05:ST3_smx:INFO: # loops 1
14:12:07:ST3_smx:INFO: # loops 2
14:12:09:ST3_smx:INFO: Total # of broken channels: 0
14:12:09:ST3_smx:INFO: List of broken channels: []
14:12:09:ST3_smx:INFO: Total # of broken channels: 0
14:12:09:ST3_smx:INFO: List of broken channels: []
14:12:10:ST3_smx:INFO: Configuring SMX FAST
14:12:12:ST3_smx:INFO: chip: 7-6 50.430383 C 1171.483840 mV
14:12:12:ST3_smx:INFO: Electrons
14:12:12:ST3_smx:INFO: # loops 0
14:12:14:ST3_smx:INFO: # loops 1
14:12:15:ST3_smx:INFO: # loops 2
14:12:17:ST3_smx:INFO: Total # of broken channels: 0
14:12:17:ST3_smx:INFO: List of broken channels: []
14:12:17:ST3_smx:INFO: Total # of broken channels: 0
14:12:17:ST3_smx:INFO: List of broken channels: []
14:12:18:ST3_smx:INFO: Configuring SMX FAST
14:12:20:ST3_smx:INFO: chip: 14-7 59.984250 C 1147.806000 mV
14:12:20:ST3_smx:INFO: Electrons
14:12:20:ST3_smx:INFO: # loops 0
14:12:23:ST3_smx:INFO: # loops 1
14:12:24:ST3_smx:INFO: # loops 2
14:12:26:ST3_smx:INFO: Total # of broken channels: 0
14:12:26:ST3_smx:INFO: List of broken channels: []
14:12:26:ST3_smx:INFO: Total # of broken channels: 0
14:12:26:ST3_smx:INFO: List of broken channels: []
14:12:27:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:12:27:febtest:INFO: 01-00 | XA-000-08-003-000-000-161-00 | 56.8 | 1159.7
14:12:27:febtest:INFO: 08-01 | XA-000-08-003-000-001-025-14 | 40.9 | 1218.6
14:12:27:febtest:INFO: 03-02 | XA-000-08-003-000-000-248-02 | 47.3 | 1195.1
14:12:27:febtest:INFO: 10-03 | XA-000-08-003-000-000-247-02 | 53.6 | 1165.6
14:12:28:febtest:INFO: 05-04 | XA-000-08-003-000-000-195-11 | 53.6 | 1177.4
14:12:28:febtest:INFO: 12-05 | XA-000-08-003-000-000-163-00 | 50.4 | 1177.4
14:12:28:febtest:INFO: 07-06 | XA-000-08-003-000-000-162-00 | 50.4 | 1171.5
14:12:28:febtest:INFO: 14-07 | XA-000-08-003-000-001-020-14 | 60.0 | 1147.8
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 24_06_24-14_11_05
OPERATOR : Henrik;
SITE : KIT
SETUP : KIT_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L6UL201035 M6UL2B2010352A2 62 A
FEB_SN : 3038
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 1
FEB_B : 0
---------------------------------------
SENSOR_ID: 21083
MODULE_NAME: L6UL201035 M6UL2B2010352A2 62 A
MODULE_TYPE:
MODULE_LADDER: L6UL201035
MODULE_MODULE: M6UL2B2010352A2
MODULE_SIZE: 62
MODULE_GRADE: A
---------------------------------------
VI_before_Init : ['2.450', '1.9760', '1.850', '0.4016', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0270', '1.850', '0.4449', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '2.0140', '1.850', '0.3272', '0.000', '0.0000', '0.000', '0.0000']