Go Back
FEB_3137 09.04.25 13:15:01
Info
13:15:01:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:15:01:ST3_Shared:INFO: FEB-Microcable
13:15:01:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:15:01:febtest:INFO: Testing FEB with SN 3137
13:15:03:smx_tester:INFO: Scanning setup
13:15:03:elinks:INFO: Disabling clock on downlink 0
13:15:03:elinks:INFO: Disabling clock on downlink 1
13:15:03:elinks:INFO: Disabling clock on downlink 2
13:15:03:elinks:INFO: Disabling clock on downlink 3
13:15:03:elinks:INFO: Disabling clock on downlink 4
13:15:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:15:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
13:15:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:15:03:elinks:INFO: Disabling clock on downlink 0
13:15:03:elinks:INFO: Disabling clock on downlink 1
13:15:03:elinks:INFO: Disabling clock on downlink 2
13:15:03:elinks:INFO: Disabling clock on downlink 3
13:15:03:elinks:INFO: Disabling clock on downlink 4
13:15:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:15:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
13:15:03:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
13:15:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:15:03:elinks:INFO: Disabling clock on downlink 0
13:15:03:elinks:INFO: Disabling clock on downlink 1
13:15:03:elinks:INFO: Disabling clock on downlink 2
13:15:03:elinks:INFO: Disabling clock on downlink 3
13:15:03:elinks:INFO: Disabling clock on downlink 4
13:15:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:15:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:15:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:15:03:elinks:INFO: Disabling clock on downlink 0
13:15:03:elinks:INFO: Disabling clock on downlink 1
13:15:03:elinks:INFO: Disabling clock on downlink 2
13:15:03:elinks:INFO: Disabling clock on downlink 3
13:15:03:elinks:INFO: Disabling clock on downlink 4
13:15:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:15:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
13:15:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:15:03:elinks:INFO: Disabling clock on downlink 0
13:15:03:elinks:INFO: Disabling clock on downlink 1
13:15:03:elinks:INFO: Disabling clock on downlink 2
13:15:03:elinks:INFO: Disabling clock on downlink 3
13:15:03:elinks:INFO: Disabling clock on downlink 4
13:15:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:15:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
13:15:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:15:03:setup_element:INFO: Scanning clock phase
13:15:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:15:03:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:15:04:setup_element:INFO: Clock phase scan results for group 0, downlink 1
13:15:04:setup_element:INFO: Eye window for uplink 0 : X___________________________________________________________________________XXXX
Clock Delay: 38
13:15:04:setup_element:INFO: Eye window for uplink 1 : X___________________________________________________________________________XXXX
Clock Delay: 38
13:15:04:setup_element:INFO: Eye window for uplink 2 : ___________________________________________________________________________XXXXX
Clock Delay: 37
13:15:04:setup_element:INFO: Eye window for uplink 3 : ___________________________________________________________________________XXXXX
Clock Delay: 37
13:15:04:setup_element:INFO: Eye window for uplink 4 : _________________________________________________________________________XXXXX__
Clock Delay: 35
13:15:04:setup_element:INFO: Eye window for uplink 5 : _________________________________________________________________________XXXXX__
Clock Delay: 35
13:15:04:setup_element:INFO: Eye window for uplink 6 : X___________________________________________________________________________XXXX
Clock Delay: 38
13:15:04:setup_element:INFO: Eye window for uplink 7 : X___________________________________________________________________________XXXX
Clock Delay: 38
13:15:04:setup_element:INFO: Eye window for uplink 8 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
13:15:04:setup_element:INFO: Eye window for uplink 9 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
13:15:04:setup_element:INFO: Eye window for uplink 10: _________________________________________________________________________XXXXXX_
Clock Delay: 35
13:15:04:setup_element:INFO: Eye window for uplink 11: _________________________________________________________________________XXXXXX_
Clock Delay: 35
13:15:04:setup_element:INFO: Eye window for uplink 12: __________________________________________________________________________XXXXXX
Clock Delay: 36
13:15:04:setup_element:INFO: Eye window for uplink 13: __________________________________________________________________________XXXXXX
Clock Delay: 36
13:15:04:setup_element:INFO: Eye window for uplink 14: X_______________________________________________________________________________
Clock Delay: 40
13:15:04:setup_element:INFO: Eye window for uplink 15: X_______________________________________________________________________________
Clock Delay: 40
13:15:04:setup_element:INFO: Setting the clock phase to 36 for group 0, downlink 1
13:15:04:setup_element:INFO: Scanning data phases
13:15:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:15:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:15:09:setup_element:INFO: Data phase scan results for group 0, downlink 1
13:15:09:setup_element:INFO: Eye window for uplink 0 : ____________XXXX________________________
Data delay found: 33
13:15:09:setup_element:INFO: Eye window for uplink 1 : ________XXXX____________________________
Data delay found: 29
13:15:09:setup_element:INFO: Eye window for uplink 2 : _______XXXXX____________________________
Data delay found: 29
13:15:09:setup_element:INFO: Eye window for uplink 3 : ___XXXXX________________________________
Data delay found: 25
13:15:09:setup_element:INFO: Eye window for uplink 4 : _XXXXX__________________________________
Data delay found: 23
13:15:09:setup_element:INFO: Eye window for uplink 5 : XX___________________________________XXX
Data delay found: 19
13:15:09:setup_element:INFO: Eye window for uplink 6 : XXXXX__________________________________X
Data delay found: 21
13:15:09:setup_element:INFO: Eye window for uplink 7 : X___________________________________XXXX
Data delay found: 18
13:15:09:setup_element:INFO: Eye window for uplink 8 : _______________________XXXXXX___________
Data delay found: 5
13:15:09:setup_element:INFO: Eye window for uplink 9 : ____________________________XXXXXX______
Data delay found: 10
13:15:09:setup_element:INFO: Eye window for uplink 10: __________________________XXXX__________
Data delay found: 7
13:15:09:setup_element:INFO: Eye window for uplink 11: ____________________________XXXXX_______
Data delay found: 10
13:15:09:setup_element:INFO: Eye window for uplink 12: ____________________________XXXXX_______
Data delay found: 10
13:15:09:setup_element:INFO: Eye window for uplink 13: ________________________________XXX_____
Data delay found: 13
13:15:09:setup_element:INFO: Eye window for uplink 14: ____________________________XXXXXX______
Data delay found: 10
13:15:09:setup_element:INFO: Eye window for uplink 15: ______________________________XXXXXX____
Data delay found: 12
13:15:09:setup_element:INFO: Setting the data phase to 33 for uplink 0
13:15:09:setup_element:INFO: Setting the data phase to 29 for uplink 1
13:15:09:setup_element:INFO: Setting the data phase to 29 for uplink 2
13:15:09:setup_element:INFO: Setting the data phase to 25 for uplink 3
13:15:09:setup_element:INFO: Setting the data phase to 23 for uplink 4
13:15:09:setup_element:INFO: Setting the data phase to 19 for uplink 5
13:15:09:setup_element:INFO: Setting the data phase to 21 for uplink 6
13:15:09:setup_element:INFO: Setting the data phase to 18 for uplink 7
13:15:09:setup_element:INFO: Setting the data phase to 5 for uplink 8
13:15:09:setup_element:INFO: Setting the data phase to 10 for uplink 9
13:15:09:setup_element:INFO: Setting the data phase to 7 for uplink 10
13:15:09:setup_element:INFO: Setting the data phase to 10 for uplink 11
13:15:09:setup_element:INFO: Setting the data phase to 10 for uplink 12
13:15:09:setup_element:INFO: Setting the data phase to 13 for uplink 13
13:15:09:setup_element:INFO: Setting the data phase to 10 for uplink 14
13:15:09:setup_element:INFO: Setting the data phase to 12 for uplink 15
13:15:09:setup_element:INFO: Beginning SMX ASICs map scan
13:15:09:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:15:09:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:15:09:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
13:15:09:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
13:15:09:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
13:15:09:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
13:15:09:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
13:15:09:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
13:15:09:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
13:15:09:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
13:15:09:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
13:15:09:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
13:15:10:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
13:15:10:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
13:15:10:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
13:15:10:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
13:15:10:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
13:15:10:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
13:15:10:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
13:15:10:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
13:15:10:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
13:15:11:setup_element:INFO: Performing Elink synchronization
13:15:12:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:15:12:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
13:15:12:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
13:15:12:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
13:15:12:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
13:15:12:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
13:15:12:febtest:INFO: Init all SMX (CSA): 30
13:15:26:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:15:27:febtest:INFO: 01-00 | XA-000-09-004-020-016-013-12 | 34.6 | 1171.5
13:15:27:febtest:INFO: 08-01 | XA-000-09-004-020-013-011-07 | 40.9 | 1153.7
13:15:27:febtest:INFO: 03-02 | XA-000-09-004-020-013-013-07 | 34.6 | 1177.4
13:15:27:febtest:INFO: 10-03 | XA-000-09-004-020-007-010-08 | 40.9 | 1153.7
13:15:27:febtest:INFO: 05-04 | XA-000-09-004-020-010-012-15 | 47.3 | 1135.9
13:15:28:febtest:INFO: 12-05 | XA-000-09-004-020-004-010-06 | 37.7 | 1153.7
13:15:28:febtest:INFO: 07-06 | XA-000-09-004-020-016-011-12 | 40.9 | 1147.8
13:15:28:febtest:INFO: 14-07 | XA-000-09-004-020-004-011-06 | 28.2 | 1183.3
13:15:29:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
13:15:31:ST3_smx:INFO: chip: 1-0 34.556970 C 1183.292940 mV
13:15:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:31:ST3_smx:INFO: Electrons
13:15:31:ST3_smx:INFO: # loops 0
13:15:33:ST3_smx:INFO: # loops 1
13:15:34:ST3_smx:INFO: # loops 2
13:15:36:ST3_smx:INFO: Total # of broken channels: 0
13:15:36:ST3_smx:INFO: List of broken channels: []
13:15:36:ST3_smx:INFO: Total # of broken channels: 0
13:15:36:ST3_smx:INFO: List of broken channels: []
13:15:37:ST3_smx:INFO: chip: 8-1 40.898880 C 1165.571835 mV
13:15:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:37:ST3_smx:INFO: Electrons
13:15:37:ST3_smx:INFO: # loops 0
13:15:39:ST3_smx:INFO: # loops 1
13:15:41:ST3_smx:INFO: # loops 2
13:15:43:ST3_smx:INFO: Total # of broken channels: 0
13:15:43:ST3_smx:INFO: List of broken channels: []
13:15:43:ST3_smx:INFO: Total # of broken channels: 0
13:15:43:ST3_smx:INFO: List of broken channels: []
13:15:44:ST3_smx:INFO: chip: 3-2 37.726682 C 1189.190035 mV
13:15:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:44:ST3_smx:INFO: Electrons
13:15:44:ST3_smx:INFO: # loops 0
13:15:46:ST3_smx:INFO: # loops 1
13:15:48:ST3_smx:INFO: # loops 2
13:15:49:ST3_smx:INFO: Total # of broken channels: 0
13:15:49:ST3_smx:INFO: List of broken channels: []
13:15:49:ST3_smx:INFO: Total # of broken channels: 0
13:15:49:ST3_smx:INFO: List of broken channels: []
13:15:51:ST3_smx:INFO: chip: 10-3 44.073563 C 1171.483840 mV
13:15:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:51:ST3_smx:INFO: Electrons
13:15:51:ST3_smx:INFO: # loops 0
13:15:53:ST3_smx:INFO: # loops 1
13:15:54:ST3_smx:INFO: # loops 2
13:15:56:ST3_smx:INFO: Total # of broken channels: 0
13:15:56:ST3_smx:INFO: List of broken channels: []
13:15:56:ST3_smx:INFO: Total # of broken channels: 0
13:15:56:ST3_smx:INFO: List of broken channels: []
13:15:57:ST3_smx:INFO: chip: 5-4 47.250730 C 1147.806000 mV
13:15:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:15:57:ST3_smx:INFO: Electrons
13:15:57:ST3_smx:INFO: # loops 0
13:15:59:ST3_smx:INFO: # loops 1
13:16:00:ST3_smx:INFO: # loops 2
13:16:02:ST3_smx:INFO: Total # of broken channels: 0
13:16:02:ST3_smx:INFO: List of broken channels: []
13:16:02:ST3_smx:INFO: Total # of broken channels: 0
13:16:02:ST3_smx:INFO: List of broken channels: []
13:16:04:ST3_smx:INFO: chip: 12-5 40.898880 C 1171.483840 mV
13:16:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:16:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:16:04:ST3_smx:INFO: Electrons
13:16:04:ST3_smx:INFO: # loops 0
13:16:05:ST3_smx:INFO: # loops 1
13:16:07:ST3_smx:INFO: # loops 2
13:16:08:ST3_smx:INFO: Total # of broken channels: 0
13:16:08:ST3_smx:INFO: List of broken channels: []
13:16:08:ST3_smx:INFO: Total # of broken channels: 0
13:16:08:ST3_smx:INFO: List of broken channels: []
13:16:10:ST3_smx:INFO: chip: 7-6 44.073563 C 1153.732915 mV
13:16:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:16:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:16:10:ST3_smx:INFO: Electrons
13:16:10:ST3_smx:INFO: # loops 0
13:16:12:ST3_smx:INFO: # loops 1
13:16:13:ST3_smx:INFO: # loops 2
13:16:15:ST3_smx:INFO: Total # of broken channels: 0
13:16:15:ST3_smx:INFO: List of broken channels: []
13:16:15:ST3_smx:INFO: Total # of broken channels: 0
13:16:15:ST3_smx:INFO: List of broken channels: []
13:16:16:ST3_smx:INFO: chip: 14-7 31.389742 C 1195.082160 mV
13:16:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:16:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:16:16:ST3_smx:INFO: Electrons
13:16:16:ST3_smx:INFO: # loops 0
13:16:18:ST3_smx:INFO: # loops 1
13:16:20:ST3_smx:INFO: # loops 2
13:16:21:ST3_smx:INFO: Total # of broken channels: 0
13:16:21:ST3_smx:INFO: List of broken channels: []
13:16:21:ST3_smx:INFO: Total # of broken channels: 0
13:16:21:ST3_smx:INFO: List of broken channels: []
13:16:22:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:16:22:febtest:INFO: 01-00 | XA-000-09-004-020-016-013-12 | 37.7 | 1201.0
13:16:22:febtest:INFO: 08-01 | XA-000-09-004-020-013-011-07 | 44.1 | 1195.1
13:16:22:febtest:INFO: 03-02 | XA-000-09-004-020-013-013-07 | 37.7 | 1206.9
13:16:23:febtest:INFO: 10-03 | XA-000-09-004-020-007-010-08 | 44.1 | 1189.2
13:16:23:febtest:INFO: 05-04 | XA-000-09-004-020-010-012-15 | 50.4 | 1165.6
13:16:23:febtest:INFO: 12-05 | XA-000-09-004-020-004-010-06 | 40.9 | 1189.2
13:16:23:febtest:INFO: 07-06 | XA-000-09-004-020-016-011-12 | 44.1 | 1177.4
13:16:23:febtest:INFO: 14-07 | XA-000-09-004-020-004-011-06 | 31.4 | 1212.7
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_04_09-13_15_01
OPERATOR : Benjamin;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 3137| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.450', '1.8520', '1.850', '2.2590', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0080', '1.850', '2.3800', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9860', '1.850', '0.5361', '0.000', '0.0000', '0.000', '0.0000']